

PMS161 5-ch Touch Keys OTP Controller Datasheet

Version 0.05 - Mar. 28, 2024

Copyright © 2024 by PADAUK Technology Co., Ltd., all rights reserved



IMPORTANT NOTICE

PADAUK Technology reserves the right to make changes to its products or to terminate production of its products at any time without notice. Customers are strongly recommended to contact PADAUK Technology for the latest information and verify whether the information is correct and complete before placing orders.

PADAUK Technology products are not warranted to be suitable for use in life-support applications or other critical applications. PADAUK Technology assumes no liability for such applications. Critical applications include, but are not limited to, those which may involve potential risks of death, personal injury, fire or severe property damage.

Any programming software provided by PADAUK Technology to customers is of a service and reference nature and does not have any responsibility for software vulnerabilities. PADAUK Technology assumes no responsibility for any issue caused by a customer's product design. Customers should design and verify their products within the ranges guaranteed by PADAUK Technology. In order to minimize the risks in customers' products, customers should design a product with adequate operating safeguards.



Table of Contents

Rev	evision History7					
Usa	ige Wa	arning	7			
1.	Featu	ıres	8			
	1.1.	Special Features	8			
	1.2.	System Features				
	1.3.	CPU Features	8			
	1.4.	Ordering/ Package Information	8			
2.	Gene	ral Description and Block Diagram	9			
3.	Pin D	efinition and Functional Description	10			
4.	Devic	ce Characteristics	13			
	4.1.	DC/AC Characteristics	13			
	4.2.	Absolute Maximum Ratings	14			
	4.3.	Typical IHRC Frequency vs. VDD (calibrated to 16MHz)	14			
	4.4.	Typical ILRC Frequency vs. VDD	15			
	4.5.	Typical NILRC Frequency vs. VDD	15			
	4.6.	Typical IHRC Frequency vs. Temperature (calibrated to 16MHz)	16			
	4.7.	Typical ILRC Frequency vs. Temperature	16			
	4.8.	Typical NILRC Frequency vs. Temperature	17			
	4.9.	Typical Operating Current vs. VDD and CLK=IHRC/n	17			
	4.10.	Typical Operating Current vs. VDD and CLK=ILRC/n	18			
	4.11.	Typical IO pull high resistance	18			
	4.12.	Typical IO pull low resistance	19			
	4.13.	Typical IO driving current (I _{OH}) and sink current (I _{OL})	19			
	4.14.	Typical IO input high/ low threshold voltage (V _{IH} / V _{IL})	20			
	4.15.	Typical power down current (IPD) and power save current (IPS)	21			
5.	Func	tional Description	22			
	5.1.	Program Memory – OTP	22			
	5.2.	Boot Up	23			
	5.3.	Data Memory – SRAM	23			
	5.4.	Oscillator and clock				
		5.4.1. Internal High RC oscillator and Internal Low RC oscillator	24			



		5.4.2. IHRC calibration	24
		5.4.3. IHRC Frequency Calibration and System Clock	
		5.4.4. System Clock and LVR levels	
		5.4.5. System Clock Switching	
	5.5.	Comparator	
		5.5.1. Internal reference voltage (V _{internal R})	
		5.5.2. Using the comparator	
	5.6.	16-bit Timer (Timer16)	
	5.7.	Watchdog Timer	
	5.8.	Interrupt	
	5.9.	Power-Save and Power-Down	
	5.9.	5.9.1. Power-Save mode ("stopexe")	
		5.9.2. Power-Down mode ("stopsys")	
		5.9.3. Wake-up	39
	5.10.	IO Pins	39
	5.11.	Reset	41
		5.11.1. 8-bit Timer (Timer2)	
		5.11.2. Using the Timer2 to generate periodical waveform	
		8-bit Timer (Timer3)	
		Touch Function	
6.	IO Re	gisters	47
	6.1.	ACC Status Flag Register (<i>flag</i>), IO address = 0x00	47
	6.2.	Stack Pointer Register (sp), IO address = 0x02	47
	6.3.	Clock Mode Register (clkmd), IO address = 0x03	47
	6.4.	Interrupt Enable Register (inten), IO address = 0x04	48
	6.5.	Interrupt Request Register (intrq), IO address = 0x05	48
	6.6.	Timer 16 mode Register (<i>t16m</i>), IO address = 0x06	49
	6.7.	Interrupt Edge Select Register (<i>integs</i>), IO address = 0x0c	49
	6.8.	Port A Digital Input Enable Register (padier), IO address = 0x0d	50
	6.9.	Port A Data Registers (pa), IO address = 0x10	50
	6.10.	Port A Control Registers (pac), IO address = 0x11	50
	6.11.	Port A Pull-High Registers (paph), IO address = 0x12	
	6.12.	Port A Pull-Low Registers (papl), IO address = 0x13	
	6.13.	Miscellaneous Register (<i>misc</i>), IO address = 0x1b	
		Comparator Control Register (<i>gpcc</i>), IO address = 0x1a	
		1	



	6.15.	Comparator Selection Register (<i>gpcs</i>), IO address = 0x1e	52
	6.16.	Timer2 Control Register (tm2c), IO address = 0x1c	52
	6.17.	Timer2 Counter Register (tm2ct), IO address = 0x1d	52
	6.18.	Timer2 Scalar Register (tm2s), IO address = 0x17	53
	6.19.	Timer2 Bound Register (tm2b), IO address = 0x09	53
	6.20.	Timer3 Control Register (tm3c), IO address = 0x32	53
	6.21.	Timer3 Counter Register (tm3ct), IO address = 0x33	53
	6.22.	Timer3 Scalar Register (tm3s), IO address = 0x34	54
	6.23.	Timer3 Bound Register (tm3b), IO address = 0x35	54
	6.24.	Touch Selection Register (ts), IO address = 0x37	54
	6.25.	Touch Charge Control Register (tcc), IO address = 0x38	55
	6.26.	Touch Key Enable 1 Register (tke1), IO address = 0x3b	55
	6.27.	Touch Key Charge Counter High Register (tkch), IO address = 0x3e	55
	6.28.	Touch Key Charge Counter Low Register (tkcl), IO address = 0x3f	55
	6.29.	External Power Operate Register (eoscr), IO address = 0x0a	56
	6.30.	Touch parameter setting Register (<i>tps</i>), IO address = 0x3C	56
	6.31.	Touch parameter setting Register (<i>tps2</i>), IO address = 0x3D	56
7.	Instru	ıctions	57
	7.1.	Data Transfer Instructions	58
	7.2.	Arithmetic Operation Instructions	61
	7.3.	Shift Operation Instructions	63
	7.4.	Logic Operation Instructions	64
	7.5.	Bit Operation Instructions	66
	7.6.	Conditional Operation Instructions	67
	7.7.	System control Instructions	69
	7.8.	Summary of Instructions Execution Cycle	70
	7.9.	Summary of affected flags by Instructions	71
	7.10.	BIT definition	71
8.	Code	Option Table	72
9.	Speci	ial Notes	72
	9.1.	Using IC	72
		9.1.1. IO pin usage and setting	
		9.1.2. Interrupt	
		9.1.3. System clock switching	
		9.1.4. Power down mode, wakeup and watchdog	13



	9.1.5. TIME	ER time out	74
	9.1.6. IHR	C	74
	9.1.7. LVR		74
	9.1.8. Prog	gramming Writing	74
		Using 5S-P-003 to write PMS161	
	9.1.8.2.	Using 5S-P-003B to write PMS161	77
9.2.	Usina ICE		79



Revision History

Revision	Date	Description					
		1. Updated "IMPORTANT NOTICE"					
0.04	2022/02/00	2. Added Section 6.8, 6.13, 6.30, 6.31					
0.04	2023/02/09	3. Amend Chapter 8					
		4. Other known details bug correct.					
		1. Revised DFN6 and DFN8.					
0.05	2024/03/28	2. Modify the value of Scalar.					
		3. Updated description of Watchdog and Reset.					

Usage Warning

User must read all application notes of the IC by detail before using it.

Please visit the official website to download and view the latest APN information associated with it.

http://www.padauk.com.tw/en/product/show.aspx?num=150&kw=PMS161

(The following picture are for reference only.)

◆◆ PMS161 ◆◆

Not supposed to use in AC RC step-down powered or high EFT requirement applications

Documents Software & Tools Application Note

Operating temperature : -20°C ~ 70°C

Content	Description	Download (CN)	Download (EN)
APN002	Over voltage protection	±	Ł
APN003	Over voltage protection	±	±
APN004	Semi-Automatic writing handler	±	Ł
APN007	Setting up LVR level	±	±
APN011	Semi-Automatic writing Handler improve writing stability	±	¥
APN015	Capacitive touch screen PCB design guide	±	±
APN018	Double bonding check on writer for specific packages	±	¥
APN019	E-PAD PCB layout guideline	±	Ł



1. Features

1.1. Special Features

- Not supposed to use in AC RC step-down powered or high EFT requirement applications.
 PADAUK assumes no liability if such kind of applications can not pass the safety regulation tests.
- Operating temperature range: -20°C ~ 70°C

1.2. System Features

- 1.5KW OTP program memory
- 96 Bytes data RAM
- Maximum 5 IO pins can be selected as TOUCH PAD individually
- One hardware 16-bit timer
- Two hardware 8-bit timer
- One hardware comparator
- 6 IO pins with optional pull-high/pull-low resistor
- Bandgap circuit to provide 1.2V Bandgap voltage
- ◆ Clock sources: internal high RC oscillator(IHRC) and internal low RC oscillator(ILRC)
- Sixteen Levels of LVR reset: 4.5V, 4.0V, 3.75V, 3.5V, 3.3V, 3.15V, 3.0V, 2.7V, 2.5V, 2.4V, 2.3V, 2.2V, 2.1V,
 2.0V, 1.9V, 1.8V
- Two selectable external interrupt pin
- Internal LDO for touch noise immunity
- One low-power clock (NILRC) wake-up stopsys regularly.

1.3. CPU Features

- ◆ Operating modes: One processing unit mode
- ♦ 88 powerful instructions
- Most instructions are 1T execution cycle
- Programmable stack pointer to provide adjustable stack level (Using 2 bytes SRAM for one stack level)
- Direct and indirect addressing modes for data and instructions
- All data memories are available for use as an index pointer
- Separated IO and memory space

1.4. Ordering/ Package Information

- PMS161-U06A: SOT23-6 (60mil)
- ◆ PMS161-U06B: SOT23-6 (60mil)
- ◆ PMS161-2N06: DFN6 (2*2mm)
- PMS161-2N08A: DFN8 (2*2mm)

- ◆ PMS161-2N08B: DFN8 (2*2mm)
- ◆ PMS161-S08A: SOP8 (150mil)
- ◆ PMS161-S08B: SOP8 (150mil)

Please refer to the official website file for package size information: "Package information"



2. General Description and Block Diagram

The PMS161 is a fully static, OTP-based 8 bit CMOS MCU; it employs RISC architecture and most the instructions are executed in one cycle except that few instructions are two cycles that handle indirect memory access.

A maximum 5-ch touch keys controller is built inside PMS161. Besides, PMS161 also includes 1.5KW OTP program memory, 96 bytes data SRAM, one hardware 16-bit timer, one hardware 8-bit Timer3 and one hardware 8-bit Timer2.






Fig. 1: PMS161 Block Diagram



3. Pin Definition and Functional Description





PMS161-2N06 (DFN6-2*2mm)

PMS161-2N08A (DFN8-2*2mm)

PMS161-2N08B (DFN8-2*2mm)



Pin Name Pin & Buffer Type		Description
PA6 / TK1	IO ST / CMOS / Analog	 This pin can be used as: (1) Bit 6 of port A. It can be configured as digital input or two-state output, with pull-high resistor independently by software. (2) Touch Key 1 When this pin is configured as analog input, please use bit 6 of register <i>padier</i> to disable the digital input to prevent leakage current.
PA5 / TK0 / INT0 / PRSTB / VPP	IO ST/ CMOS	 This pin can be used as: (1) Bit 5 of port A. It can be configured as digital input or two-state output, with pull-high/pull-low resistor independently by software. (2) Touch Key 0 (3) Optional external interrupt line 0. Both rising edge and falling edge are accepted to request interrupt service. (4) External reset pin (5) VPP for OTP programming
PA4 / TK3 / CIN-	IO ST / CMOS / Analog	 This pin can be used as: (1) Bit 4 of port A. It can be configured as digital input or two-state output, with pull-high/pull-low resistor independently by software. (2) Touch Key 3 (3) Minus input source of comparator. When this pin is configured as analog input, please use bit 4 of register <i>padier</i> to disable the digital input to prevent leakage current.
PA3 / TK2 / CIN-	IO ST / CMOS / Analog	This pin can be used as: (1) Bit 3 of port A. It can be configured as digital input or two-state output, with pull-high/pull-low resistor independently by software. (2) Touch Key 2 (3) Minus input source of comparator. When this pin is configured as analog input, please use bit 3 of register <i>padier</i> to disable the digital input to prevent leakage current.
PA0 / INT0 / TK4	IO ST / CMOS / Analog	 This pin can be used as: (1) Bit 0 of port A. It can be configured as digital input or two-state output, with pull-high/pull-low resistor independently by software. (2) Optional external interrupt line 0. Both rising edge and falling edge are accepted to request interrupt service. (3) Touch Key 4 When this pin is configured as analog input, please use bit 0 of register <i>padier</i> to disable the digital input to current leakage current.



Pin Name	Pin & Buffer Type	Description
PA7 / CS	IO ST / CMOS / Analog	 This pin can be used as: (1) Bit 7 of port A. It can be configured as digital input or two-state output, with pull-high/pull-low resistor independently by software. (2) External Capacitor When this pin is configured as CS, the input function of this pin is disabled to prevent leakage current regardless of the setting of the bit 7 of register <i>padier</i>.
VDD / AVDD	VDD / AVDD	VDD: Digital positive power AVDD: Analog positive power VDD is the IC power supply while AVDD is the Analog positive power supply. AVDD and VDD are double bonding internally and they have the same external pin.
GND / AGND	GND / AGND	GND: Digital negative power AGND: Analog negative power GND is the IC ground pin while AGND is the Analog negative ground pin. AGND and GND are double bonding internally and they have the same external pin.

Notes: IO: Input/Output; ST: Schmitt Trigger input; Analog: Analog input pin; CMOS: CMOS voltage level



4. Device Characteristics

4.1. DC/AC Characteristics

All data are acquired under the conditions of V_{DD} =5.0V, f_{SYS} =2MHz unless noted.

Symbol	Description	Min.	Тур	Max.	Unit	Conditions
	O a cation Value as	2.2#		5.5		#For Touch application
V_{DD}	Operating Voltage	2.0		5.5	V	Subject to LVR tolerance
LVR%	Low Voltage Reset Tolerance	-5		5	%	
	System clock (CLK)* =					
	IHRC/2	0		8M		$V_{DD} \ge 3.5V$
fsys	IHRC/4	0		4M	Hz	$V_{DD} \ge 2.5V$
	IHRC/8	0	4016	2M		$V_{DD} \ge 2.2V$
	ILRC		40K		A	V _{DD} =5V
Іор	Operating Current		0.5		mA 	fsys = IHRC/16=1MIPS@5.0V
			32 0.2		uA	fsys=ILRC=40KHz@5.0V
	Device Device Coursest					$V_{DD} = 5V$
I_{PD}	Power Down Current		0.1		uA	V _{DD} =3V
	(by stopsys command)		0.6			V _{DD} =5V, NILRC Enable
			0.3			V _{DD} =3V, NILRC Enable
	Power Save Current		2.1			V _{DD} =5V
I _{PS}	(by stopexe command)		0.8		uA	V _{DD} =3V
	*Disable IHRC					
VIL	Input low voltage for IO lines	0		0.1 V _{DD}	V	
VIH	Input high voltage for IO lines	0.7 V _{DD}		V_{DD}	V	
I _{OL}	IO lines sink current (Normal)		18		mA	V _{DD} =5.0V, V _{OL} =0.5V
Іон	IO lines drive current (Normal)		13		mΑ	V _{DD} =5.0V, V _{OH} =4.5V
Vin	Input voltage	-0.3		V _{DD} +0.3	V	
I _{INJ} (PIN)	Injected current on pin		1		uA	V _{DD} +0.3≧V _{IN} ≥ -0.3
R _{PH}	Pull-high Resistance		78		ΚΩ	V _{DD} =5.0V
R _{PL}	Pull-low Resistance		70		ΚΩ	V _{DD} =5.0V
		15.76*	16*	16.24*		25°C, V _{DD} =2.2V~5.5V
	Fraguency of IHPC offer	45.00*	16*	16.80*	MHz	V _{DD} =2.2V~5.5V,
f _{IHRC}	Frequency of IHRC after	15.20*				-20°C <ta<70°c*< td=""></ta<70°c*<>
	calibration *	44.00*	4.0*	47.40*		V _{DD} =2.0V~5.5V,
		14.60*	16*	17.40*		-20°C <ta<70°c< td=""></ta<70°c<>
filrc	Frequency of ILRC *		40		KHz	V _{DD} = 5.0V
f _{NILRC}	Frequency of NILRC *		12.5		KHz	V _{DD} = 5.0V
t _{INT}	Interrupt pulse width	30			ns	V _{DD} = 5.0V
			8192		ILRC	misc[1:0]=00 (default)
	Motobdog time out wasted		16384		clock	misc[1:0]=01
t wdt	Watchdog timeout period		65536		perio	misc[1:0]=10
			262144		d	misc[1:0]=11



Symbol	Description	Min.	Тур	Max.	Unit	Conditions
	Wake-up time period for fast wake-up		45		_	Where T _{ILRC} is the time
twup	Wake-up time period for normal wake-up		3000		TILRC	period of ILRC
t _{SBP}	System boot-up period from power-on		50		ms	@ V _{DD} =5V
t _{RST}	External reset pulse width	120			us	@ V _{DD} =5V

^{*}These parameters are for design reference, not tested for every chip.

4.2. Absolute Maximum Ratings


Input Voltage -0.3V ~ V_{DD} + 0.3V

• Operating Temperature -20°C ~ 70°C

Storage Temperature -50°C ~ 125°C


Junction Temperature 150°C

4.3. Typical IHRC Frequency vs. VDD (calibrated to 16MHz)




^{*}The characteristic diagrams are the actual measured values. Considering the influence of production drift and other factors, the data in the table are within the safety range of the actual measured values.


4.4. Typical ILRC Frequency vs. VDD




4.5. Typical NILRC Frequency vs. VDD




4.6. Typical IHRC Frequency vs. Temperature (calibrated to 16MHz)



4.7. Typical ILRC Frequency vs. Temperature




4.8. Typical NILRC Frequency vs. Temperature



4.9. Typical Operating Current vs. VDD and CLK=IHRC/n

> Conditions:

tog pa0(1s), **ON**: Bandgap, LVR, IHRC **no** t16m, **no** interrupt, **no** floating IO pins, disable ILRC, **Touch**: Disable






4.10. Typical Operating Current vs. VDD and CLK=ILRC/n


> Conditions:

tog pa0(1s), ON: Bandgap, LVR, IHRC


no t16m, no interrupt, no floating IO pins, disable ILRC, Touch: Disable









4.12. Typical IO pull low resistance




4.13. Typical IO driving current (Ioн) and sink current (IoL) (VOH=0.9*VDD, VOL=0.1*VDD)









4.14. Typical IO input high/ low threshold voltage (V_{IH}/ V_{IL})






4.15. Typical power down current (IPD) and power save current (IPS)









5. Functional Description

5.1. Program Memory – OTP

The OTP (One Time Programmable) program memory is used to store the program instructions to be executed. The OTP program memory may contain the data, tables and interrupt entry. After reset, the initial address for FPP0 is 0x000. The interrupt entry is 0x010 if used. The OTP program memory for PMS161 is a 1.5KW that is partitioned as Table 1. The OTP memory from address 0x5E0 to 0x5FF is for system using, address space from 0x001 to 0x00F and from 0x011 to 0x5DF is user program space.

Address	Function			
0x000	FPP0 reset – goto instruction			
0x001	User program			
•	•			
•	•			
0x00F	User program			
0x010	Interrupt entry address			
0x011	User program			
•	•			
0x5DF	User program			
0x5E0	System Using			
•	•			
0x5FF	System Using			


Table 1: Program Memory Organization



5.2. Boot Up

POR (Power-On-Reset) is used to reset PMS161 when power up. The boot up time is 3000 ILRC clock cycles. Customer must ensure the stability of supply voltage after power up no matter which option is chosen, the power up sequence is shown in the Fig. 2 and t_{SBP} is the boot up time.

Please noted, during Power-On-Reset, the V_{DD} must go higher than V_{POR} to boot-up the MCU.



Boot up from Power-On Reset

Fig. 2: Power Up Sequence

5.3. Data Memory – SRAM

The access of data memory can be byte or bit operation. Besides data storage, the SRAM data memory is also served as data pointer of indirect access method and the stack memory.

The stack memory is defined in the data memory. The stack pointer is defined in the stack pointer register; the depth of stack memory of each processing unit is defined by the user. The arrangement of stack memory fully flexible and can be dynamically adjusted by the user.

For indirect memory access mechanism, the data memory is used as the data pointer to address the data byte. All the data memory could be the data pointer; it's quite flexible and useful to do the indirect memory access. All the 96 bytes data memory of PMS161 can be accessed by indirect access mechanism.

5.4. Oscillator and clock

There are two oscillator circuits provided by PMS161: internal high RC oscillator (IHRC) and internal low RC oscillator (ILRC), and these two oscillators are enabled or disabled by registers clkmd.4 and clkmd.2 independently. User can choose one of these two oscillators as system clock source and use *clkmd* register to target the desired frequency as system clock to meet different application.

Oscillator Module	Enable/Disable
IHRC	clkmd.4
ILRC	clkmd.2

Table 2: Oscillator Module



5.4.1. Internal High RC oscillator and Internal Low RC oscillator

After boot-up, only the ILRC oscillators are enabled. The frequency of IHRC can be calibrated to eliminate process variation by *ihrcr* register; normally it is calibrated to 16MHz. Please refer to the measurement chart for IHRC frequency verse V_{DD} and IHRC frequency verse temperature.

The frequency of ILRC will vary by process, supply voltage and temperature, please refer to DC specification and do not use for accurate timing application.

5.4.2. IHRC calibration

The IHRC frequency may be different chip by chip due to manufacturing variation, PMS161 provide the IHRC frequency calibration to eliminate this variation, and this function can be selected when compiling user's program and the command will be inserted into user's program automatically. The calibration command is shown as below:

.ADJUST_IC SYSCLK=IHRC/(p1), IHRC=(p2)MHz, V_{DD}=(p3)V

Where.

p1=2, 4, 8, 16, 32; In order to provide different system clock.

p2=14 ~ 18; In order to calibrate the chip to different frequency, 16MHz is the usually one.

p3=2.3 ~ 5.5; In order to calibrate the chip under different supply voltage.

5.4.3. IHRC Frequency Calibration and System Clock

During compiling the user program, the options for IHRC calibration and system clock are shown as Table 3:

SYSCLK	CLKMD	IHRCR	Description
o Set IHRC / 2	= 34h (IHRC / 2)	Calibrated	IHRC calibrated to 16MHz, CLK=8MHz (IHRC/2)
o Set IHRC / 4	= 14h (IHRC / 4)	Calibrated	IHRC calibrated to 16MHz, CLK=4MHz (IHRC/4)
o Set IHRC / 8	= 3Ch (IHRC / 8)	Calibrated	IHRC calibrated to 16MHz, CLK=2MHz (IHRC/8)
o Set IHRC / 16	= 1Ch (IHRC / 16)	Calibrated	IHRC calibrated to 16MHz, CLK=1MHz (IHRC/16)
o Set IHRC / 32	= 7Ch (IHRC / 32)	Calibrated	IHRC calibrated to 16MHz, CLK=0.5MHz (IHRC/32)
∘ Set ILRC	= E4h (ILRC / 1)	Calibrated	IHRC calibrated to 16MHz, CLK=ILRC
o Disable	No change	No Change	IHRC not calibrated, CLK not changed

Table 3: Options for IHRC Frequency Calibration

Usually, .ADJUST_IC will be the first command after boot up, in order to set the target operating frequency whenever stating the system. The program code for IHRC frequency calibration is executed only one time that occurs in writing the codes into OTP memory; after then, it will not be executed again. If the different option for IHRC calibration is chosen, the system status is also different after boot. The following shows the status of PMS161 for different option:

- (1) .ADJUST_IC SYSCLK=IHRC/2, IHRC=16MHz, V_{DD}=5V
 - After boot up, CLKMD = 0x34:
 - ♦ IHRC frequency is calibrated to 16MHz@V_{DD}=5V and IHRC module is enabled
 - ◆ System CLK = IHRC/2 = 8MHz
 - ♦ Watchdog timer is disabled, ILRC is enabled, PA5 is in input mode
- (2) ADJUST_IC SYSCLK=IHRC/4, IHRC=16MHz, V_{DD}=3.3V

After boot up, CLKMD = 0x14:

- ♦ IHRC frequency is calibrated to 16MHz@V_{DD}=3.3V and IHRC module is enabled
- ◆ System CLK = IHRC/4 = 4MHz
- Watchdog timer is disabled, ILRC is enabled, PA5 is in input mode
- (3) .ADJUST_IC SYSCLK=IHRC/8, IHRC=16MHz, V_{DD}=2.5V

After boot up, CLKMD = 0x3C:

- ♦ IHRC frequency is calibrated to 16MHz@V_{DD}=2.5V and IHRC module is enabled
- ◆ System CLK = IHRC/8 = 2MHz
- Watchdog timer is disabled, ILRC is enabled, PA5 is in input mode
- (4) ADJUST_IC SYSCLK=IHRC/16, IHRC=16MHz, V_{DD}=2.3V

After boot up, CLKMD = 0x1C:

- ◆ IHRC frequency is calibrated to 16MHz@V_{DD}=2.3V and IHRC module is enabled
- ♦ System CLK = IHRC/16 = 1MHz
- ♦ Watchdog timer is disabled, ILRC is enabled, PA5 is in input mode
- (5) ADJUST_IC SYSCLK=IHRC/32, IHRC=16MHz, V_{DD}=5V

After boot up, CLKMD = 0x7C:

- ♦ IHRC frequency is calibrated to 16MHz@V_{DD}=5V and IHRC module is enabled
- ♦ System CLK = IHRC/32 = 500KHz
- ♦ Watchdog timer is disabled, ILRC is enabled, PA5 is in input mode



(6) ADJUST_IC SYSCLK=ILRC, IHRC=16MHz, V_{DD}=5V

After boot up, CLKMD = 0XE4:

- ♦ IHRC frequency is calibrated to 16MHz@V_{DD}=5V and IHRC module is disabled
- ◆ System CLK = ILRC
- ◆ Watchdog timer is disabled, ILRC is enabled, PA5 is input mode
- (7) .ADJUST_IC DISABLE

After boot up, CLKMD is not changed (Do nothing):

- ♦ IHRC is not calibrated and IHRC module is disabled
- ◆ System CLK = ILRC
- Watchdog timer is enabled, ILRC is enabled, PA5 is input mode

5.4.4. System Clock and LVR levels

The clock source of system clock comes from IHRC or ILRC, the hardware diagram of system clock in the PMS161 is shown as Fig. 3.




Fig. 3: Options of System Clock

User can choose different operating system clock depends on its requirement; the selected operating system clock should be combined with supply voltage and LVR level to make system stable. The LVR level will be selected during compilation, and the lowest LVR levels can be chosen for different operating frequencies. Please refer to Section 4.1.



5.4.5. System Clock Switching

After IHRC calibration, user may want to switch system clock to a new frequency or may switch system clock at any time to optimize the system performance and power consumption. Basically, the system clock of PMS161 can be switched among IHRC and ILRC by setting the *clkmd* register at any time; system clock will be the new one after writing to *clkmd* register immediately. Please notice that the original clock module can NOT be turned off at the same time as writing command to *clkmd* register. The examples are shown as below and more information about clock switching, please refer to the "Help" -> "Application Note" -> "IC Introduction" -> "Register Introduction" -> CLKMD".

```
Case 1: Switching system clock from ILRC to IHRC/2
```

```
... // system clock is ILRC

CLKMD.4 = 1; // turn on IHRC first to improve anti-interference ability

CLKMD = 0x34; // switch to IHRC/2 , ILRC CAN NOT be disabled here

// CLKMD.2 = 0; // if need, ILRC CAN be disabled at this time
```

Case 2: Switching system clock from IHRC/2 to ILRC

```
... // system clock is IHRC/2

CLKMD = 0xF4; // switch to ILRC, IHRC CAN NOT be disabled here

CLKMD.4 = 0; // IHRC CAN be disabled at this time
```

Case 3: Switching system clock from IHRC/2 to IHRC/4

```
... // system clock is IHRC/2, ILRC is enabled here

CLKMD = 0X14; // switch to IHRC/4
```

Case 4: System may hang if it is to switch clock and turn off original oscillator at the same time

```
... // system clock is ILRC

CLKMD = 0x30; // CAN NOT switch clock from ILRC to IHRC/2 and turn off

ILRC oscillator at the same time
```



5.5. Comparator

One hardware comparator is built inside the PMS161; Fig.4 shows its hardware diagram. It can compare signals between two pins or with either internal reference voltage V_{internal R} or internal bandgap reference voltage. The two signals to be compared, one is the plus input and the other one is the minus input. For the minus input of comparator can be PA3, PA4, Internal bandgap 1.20 volt, or V_{internal R} selected by bit [3:1] of gpcc register, and the plus input of comparator can be PA4 or V_{internal R} selected by bit 0 of gpcc register.

The comparator result can be selected through gpcs.7 to forcibly output to PA0 whatever input or output state. It can be a direct output or sampled by Timer2 clock (TM2_CLK) which comes from Timer2 module. The output polarity can be also inverted by setting gpcc.4 register. The comparator output can be used to request interrupt service or read through gpcc.6.




Fig.4: Hardware diagram of comparator



5.5.1. Internal reference voltage (Vinternal R)

The internal reference voltage V_{internal R} is built by series resistance to provide different level of reference voltage, bit 4 and bit 5 of *gpcs* register are used to select the maximum and minimum values of V_{internal R} and bit [3:0] of *gpcs* register are used to select one of the voltage level which is deivided-by-16 from the defined maximum level to minimum level. Fig.5 to Fig.8 shows four conditions to have different reference voltage V_{internal R}. By setting the *gpcs* register, the internal reference voltage V_{internal R} can be ranged from (1/32)*V_{DD} to (3/4)*V_{DD}.




Fig.5: Vinternal R hardware connection if gpcs.5=0 and gpcs.4=0




Fig.6: Vinternal R hardware connection if gpcs.5=0 and gpcs.4=1






Fig.7: Vinternal R hardware connection if gpcs.5=1 and gpcs.4=0




Fig.8: Vinternal R hardware connection if gpcs.5=1 and gpcs.4=1



5.5.2. Using the comparator

Case1:

Choosing PA3 as minus input and $V_{internal\ R}$ with $(18/32)^*V_{DD}$ voltage level as plus input, $V_{internal\ R}$ is configured as the above Figure "gpcs[5:4] = 2b'00" and gpcs [3:0] = 4b'1001 (n=9) to have $V_{internal\ R}$ = $(1/4)^*V_{DD} + [(9+1)/32]^*V_{DD} = [(9+9)/32]^*V_{DD} = (18/32)^*V_{DD}$.

Case 2:

Choosing $V_{\text{internal R}}$ as minus input with (22/40)*VDD voltage level and PA4 as plus input, the comparator result will be inversed and then output to PA0. $V_{\text{internal R}}$ is configured as the above Figure "gpcs[5:4] = 2b'10" and gpcs [3:0] = 4b'1101 (n=13) to have $V_{\text{internal R}} = (1/5)*V_{DD} + [(13+1)/40]*V_{DD} = [(13+9)/40]*V_{DD} = (22/40)*V_{DD}$.

```
degree = 0b1_0_1_0_1101;// output to PA0, V_{internal\,R} = V_{DD}*(22/40)degree = 0b1_0_0_1_011_1;// Inverse output, - input: V_{internal\,R}, + input: PA4degree = 0bxxx_0_xxxx;// disable PA4 digital input to prevent leakage currentdegree = 0bxxx_0_xxxx;// disable PA4 digital input to prevent leakage currentdegree = 0bxxx_0_xxxx;// - input: V_{DD}*22/40;degree = 0bxxx_0_xxxx;// - input: V_{DD}*22/40;degree = 0bxxx_0_xxxx;// - input: V_{DD}*22/40;degree = 0bxxx_0_xxxx;// - input: V_{DD}*22/40;
```

Note: When selecting output to PA0 output, GPCS will affect the PA3 output function in ICE. Though the IC is fine, be careful to avoid this error during emulation.



5.5.3. Using the comparator and Bandgap 1.20V

The internal bandgap module can provide 1.20 volt; it can measure the external supply voltage level. The bandgap 1.20 volt is selected as minus input of comparator and $V_{internal\ R}$ is selected as plus input, the supply voltage of $V_{internal\ R}$ is V_{DD} , the V_{DD} voltage level can be detected by adjusting the voltage level of $V_{internal\ R}$ to compare with bandgap. If N (gpcs[3:0] in decimal) is the number to let $V_{internal\ R}$ closest to bandgap 1.20 volt, the supply voltage V_{DD} can be calculated by using the following equations:

```
For using Case 1: V_{DD} = [32 / (N+9)] * 1.20 \text{ volt};
For using Case 2: V_{DD} = [24 / (N+1)] * 1.20 \text{ volt};
For using Case 3: V_{DD} = [40 / (N+9)] * 1.20 \text{ volt};
For using Case 4: V_{DD} = [32 / (N+1)] * 1.20 \text{ volt};
```

More information and sample code, please refer to IDE utility.

Case 1:



5.6. 16-bit Timer (Timer16)

PMS161 provide a 16-bit hardware timer (Timer16) and its clock source may come from system clock (CLK), internal high RC oscillator (IHRC), internal low RC oscillator (ILRC), PA0 or PA4. Before sending clock to the 16-bit counter, a pre-scaling logic with divided-by-1, 4, 16 or 64 is selectable for wide range counting. The 16-bit counter performs up-counting operation only, the counter initial values can be stored from data memory by issuing the *stt16* instruction and the counting values can be loaded to data memory by issuing the *Idt16* instruction. The interrupt request from Timer16 will be triggered by the selected bit which comes from bit[15:8] of this 16-bit counter, rising edge or falling edge can be optional chosen by register *integs.4*. The hardware diagram of Timer16 is shown as Fig. 9.




Fig. 9: Hardware diagram of Timer16

When using the Timer16, the syntax for Timer16 has been defined in the .INC file. There are three parameters to define the Timer16 using; 1st parameter is used to define the clock source of Timer16, 2nd parameter is used to define the pre-scalar and the 3rd one is to define the interrupt source.

```
T16M IO_RW 0x06

$ 7~5: STOP, SYSCLK, X, PA4_F, IHRC, X, ILRC, PA0_F // 1<sup>st</sup> par.

$ 4~3: /1, /4, /16, /64 // 2<sup>nd</sup> par.

$ 2~0: BIT8, BIT9, BIT10, BIT11, BIT12, BIT13, BIT14, BIT15 // 3<sup>rd</sup> par.
```

User can choose the proper parameters of T16M to meet system requirement, examples as below:

\$ T16M SYSCLK, /64, BIT15;

```
// choose (SYSCLK/64) as clock source, every 2^16 clock to set INTRQ.2=1
// if system clock SYSCLK = IHRC / 2 = 8 MHz
// SYSCLK/64 = 8 MHz/64 = 8 uS, about every 524 mS to generate INTRQ.2=1
```

\$ T16M PA0, /1, BIT8;

// choose PA0 as clock source, every 2^9 to generate INTRQ.2=1 // receiving every 512 times PA0 to generate INTRQ.2=1

\$ T16M STOP;

// stop Timer16 counting



5.7. Watchdog Timer

The watchdog timer (WDT) is a counter with clock coming from ILRC. There are four different timeout periods of watchdog timer can be chosen by setting the *misc* register, it is:

- ◆ 8k ILRC clocks period if register misc[1:0]=00 (default)
- ◆ 16k ILRC clocks period if register misc[1:0]=01
- ◆ 64k ILRC clocks period if register misc[1:0]=10
- ◆ 256k ILRC clocks period if register misc[1:0]=11

The frequency of ILRC may drift a lot due to the variation of manufacture, supply voltage and temperature; user should reserve guard band for safe operation. Besides, the watchdog period will also be shorter than expected after Reset or Wakeup events. It is suggested to clear WDT by wdreset command after these events to ensure enough clock periods before WDT timeout.

When WDT is timeout, PMS161 will be reset to restart the program execution. The relative timing diagram of watchdog timer is shown as Fig.10.




Fig. 10: Sequence of Watch Dog Time Out

5.8. Interrupt

There are seven interrupt lines for PMS161:

- External interrupt PA0 / PA5
- ◆ Timer16 interrupt
- ◆ Timer2 interrupt
- ◆ Timer3 interrupt
- ♦ GPC interrupt
- Two touch key interrupts (TK_OV and TK_END)

Every interrupt request line has its own corresponding interrupt control bit to enable or disable it; the hardware diagram of interrupt function is shown as Fig. 11. All the interrupt request flags are set by hardware and cleared by writing *intrq* register. When the request flags are set, it can be rising edge, falling edge or both, depending on the setting of register *integs*. All the interrupt request lines are also controlled by *engint* instruction (enable global interrupt) to enable interrupt operation and *disgint* instruction (disable global interrupt) to disable it. The stack memory for interrupt is shared with data memory and its address is specified by stack register *sp*. Since the program counter is 16 bits width, the bit 0 of stack register *sp* should be kept 0.



Moreover, user can use *pushaf* / *popaf* instructions to store or restore the values of *ACC* and *flag* register *to* / *from* stack memory.

Since the stack memory is shared with data memory, user should manipulate the memory using carefully. By adjusting the memory location of stack point, the depth of stack pointer could be fully specified by user to achieve maximum flexibility of system.




Fig. 11: Hardware diagram of Interrupt controller

Once the interrupt occurs, its operation will be:

- ◆ The program counter will be stored automatically to the stack memory specified by register *sp.*
- ◆ New **sp** will be updated to **sp+2**.
- Global interrupt will be disabled automatically.
- ◆ The next instruction will be fetched from address 0x010.

During the interrupt service routine, the interrupt source can be determined by reading the *intrg* register.

Note: Even if INTEN=0, INTRQ will be still triggered by the interrupt source.

After finishing the interrupt service routine and issuing the **reti** instruction to return back, its operation will be:

- ◆ The program counter will be restored automatically from the stack memory specified by register sp.
- ♦ New sp will be updated to sp-2.
- Global interrupt will be enabled automatically.
- ◆ The next instruction will be the original one before interrupt.



User must reserve enough stack memory for interrupt, two bytes stack memory for one level interrupt and four bytes for two levels interrupt. For interrupt operation, the following sample program shows how to handle the interrupt, noticing that it needs four bytes stack memory to handle one level interrupt and *pushaf*.

```
void
              FPPA0
                        (void)
{
    $ INTEN PAO;
                               // INTEN =1; interrupt request when PA0 level changed
    INTRQ = 0;
                               // clear INTRQ
    ENGINT
                               // global interrupt enable
    DISGINT
                               // global interrupt disable
}
    void Interrupt (void)
                                   // interrupt service routine
    {
         PUSHAF
                                  // store ALU and FLAG register
        // If INTEN.PA0 will be opened and closed dynamically,
        // user can judge whether INTEN.PA0 =1 or not.
        // Example: If (INTEN.PA0 && INTRQ.PA0) {...}
        // If INTEN.PA0 is always enable,
        // user can omit the INTEN.PA0 judgement to speed up interrupt service routine.
         If (INTRQ.PA0)
                                  // Here for PA0 interrupt service routine
         {
              INTRQ.PA0 = 0;
                                 // Delete corresponding bit (take PA0 for example)
         }
        //X: INTRQ = 0;
                                // It is not recommended to use INTRQ = 0 to clear all at the end of the
                                // interrupt service routine.
                                // It may accidentally clear out the interrupts that have just occurred
                                // and are not yet processed.
        POPAF
                                // restore ALU and FLAG register
    }
```



5.9. Power-Save and Power-Down

There are three operational modes defined by hardware: ON mode, Power-Save mode and Power-Down modes. ON mode is the state of normal operation with all functions ON, Power-Save mode ("stopexe") is the state to reduce operating current and CPU keeps ready to continue, Power-Down mode ("stopsys") is used to save power deeply. Therefore, Power-Save mode is used in the system which needs low operating power with wake-up occasionally and Power-Down mode is used in the system which needs power down deeply with seldom wake-up. Table 4 shows the differences in oscillator modules between Power-Save mode ("stopsys").

Differences in oscillator modules between STOPSYS and STOPEXE						
	IHRC	ILRC	NILRC			
STOPSYS	Stop	Stop	No Change			
STOPEXE	No Change	No Change	No Change			

Table 4: Differences in oscillator modules between STOPSYS and STOPEXE

5.9.1. Power-Save mode ("stopexe")

Using "stopexe" instruction to enter the Power-Save mode, only system clock is disabled, remaining all the oscillator modules be active. For CPU, it stops executing; however, for Timer16, counter keep counting if its clock source is not the system clock. The wake-up sources for "stopexe" can be IO-toggle or Timer16 counts to set values when the clock source of Timer16 is IHRC or ILRC modules, NILRC wake-up of TM3C which needs to set TM3C.0=1 to enable the NILRC or wake-up by comparator when setting GPCC.7=1 and GPCS.6=1 to enable the comparator wake-up function at the same time. Wake-up from input pins can be considered as a continuation of normal execution, the detail information for Power-Save mode shows below:

- IHRC oscillator modules: No change, keep active if it was enabled
- ILRC oscillator modules: must remain enabled, need to start with ILRC when be wakening up
- System clock: Disable, therefore, CPU stops execution
- OTP memory is turned off
- Timer counter: Stop counting if system clock is selected by clock source or the corresponding oscillator module is disabled; otherwise, it keeps counting. (The Timer contains TM16, TM2, TM3)
- Wake-up sources:
 - a. IO toggle wake-up: IO toggling in digital input mode (PxC bit is 1 and PxDIER bit is 1).
 - b. Timer wake-up: If the clock source of Timer is not the SYSCLK, the system will be awakened when the Timer counter reaches the set value.
 - c. TM3C wake up with NILRC clock source: it needs setting TM3C.0=1 to enable the NILRC, at the same time, the clock source of Timer3 selects NILRC.
 - d. Comparator wake-up: It needs setting GPCC.7=1 and GPCS.6=1 to enable the comparator wake-up function at the same time. Please note: the internal 1.20V bandgap reference voltage is not suitable for the comparator wake-up function.

The watchdog timer must be disabled before issuing the "stopexe" command, the example is shown as below:

CLKMD.En_WatchDog = 0; // disable watchdog timer
stopexe;
.... // power saving
Wdreset;
CLKMD.En_WatchDog = 1; // enable watchdog timer



Another example shows how to use Timer16 to wake-up from "stopexe":

```
$ T16M IHRC, /1, BIT8  // Timer16 setting
...

WORD count = 0;
STT16 count;
stopexe;
```

The initial counting value of Timer16 is zero and the system will be wakening up after the Timer16 counts 256 IHRC clocks.

5.9.2. Power-Down mode ("stopsys")

Power-Down mode is the state of deeply power-saving with turning off all the oscillator modules. By using the "stopsys" instruction, this chip will be put on Power-Down mode directly. It is recommending to set GPCC.7=0 to disable the comparator before the command "stopsys". The following shows the internal status of PMS161 in detail when "stopsys" command is issued:

- All the oscillator modules are turned off
- OTP memory is turned off
- The contents of SRAM and registers remain unchanged
- Wake-up sources:
 - a. IO toggle in digital mode (PxDIER bit is 1)
 - b. NILRC wake-up of TM3C: it needs setting TM3C.0=1 to enable the NILRC at the same time, the clock source of Timer3 selects NILRC.

Wake-up from input pins can be considered as a continuation of normal execution. To minimize power consumption, all the I/O pins should be carefully manipulated before entering power-down mode. The reference sample program for power down is shown as below:

```
0xF4:
                       //
                            Change clock from IHRC to ILRC, disable watchdog timer
CMKMD =
CLKMD.4 =
                            disable IHRC
while (1)
{
    STOPSYS;
                            enter power-down
                            if wakeup happen and check OK, then return to high speed,
    if (...) break;
                       //
                            else stay in power-down mode again.
CLKMD
              0x34:
                            Change clock from ILRC to IHRC/2
```



5.9.3. Wake-up

After entering the Power-Down or Power-Save modes, the PMS161 can be resumed to normal operation by toggling IO pins or NILRC wake-up of TM3C, Timer16/Timer2 wake-up is available for Power-Save mode ONLY. Table 5 shows the differences in wake-up sources between STOPSYS and STOPEXE.

Differences in wake-up sources between STOPSYS and STOPEXE						
	IO Toggle	NILRC wake-up of TM3C	Timer16/Timer2 wake-up			
STOPSYS	Yes	Yes	No			
STOPEXE	Yes	Yes	Yes			

Table 5: Differences in wake-up sources between Power-Save mode and Power-Down mode

When using the IO pins to wake-up the PMS161, registers *padier* should be properly set to enable the wake-up function for every corresponding pin. The time for normal wake-up is about 3000 ILRC clocks counting from wake-up event; fast wake-up can be selected to reduce the wake-up time by *misc*.5 register, and the time for fast wake-up is 45 ILRC clocks from IO toggling.

Suspend mode	Wake-up mode	Wake-up time (twup) from IO toggle
STOPEXE suspend or STOPSYS suspend	fast wake-up	45 * T _{ILRC} , Where T _{ILRC} is the time period of ILRC
STOPEXE suspend or STOPSYS suspend	normal wake-up	3000 * T _{ILRC} , Where T _{ILRC} is the clock period of ILRC

Table 6: Differences in wake-up time between fast/normal wake-up

5.10. IO Pins

All the IO pins have the same structure. When PMS161 is put in power-down or power-save mode, every pin can be used to wake-up system by toggling its state. Therefore, those pins needed to wake-up system must be set to input mode and set the corresponding bits of registers *padier* to high. The same reason, *padier*.0 should be set to high when PA0 is used as external interrupt pin.

All these pins have Schmitt-trigger input buffer and output driver with CMOS level. When it is set to output low, the pull-up resistor is turned off automatically. If user wants to read the pin state, please notice that it should be set to input mode before reading the data port; if user reads the data port when it is set to output mode, the reading data comes from data register, NOT from IO pad. As an example, Table 7 shows the configuration table of bit 0 of port A. The hardware diagram of IO buffer is also shown as Fig. 12.



pa.0	pac.0	paph.0	papl.0	Description
Χ	0	0	0	Input without pull-high / pull-low resistor
Х	0	1	0	Input with pull-high resistor
Χ	0	0	1	Input with pull-low resistor
Χ	0	1	1	Input with pull-high resistor only
0	1	Х	Χ	Output low without pull-high / pull-low resistor
1	1	Х	Χ	Output high without pull-high / pull-low resistor

Table 7: PA0 Configuration Table




Fig. 12: Hardware diagram of IO buffer

All the IO pins have the same structure. The corresponding bits in registers *padier* should be set to low to prevent leakage current for those pins are selected to be analog function. When PMS161 is put in power-down or power-save mode, every pin can be used to wake-up system by toggling its state. Therefore, those pins needed to wake-up system must be set to input mode and set the corresponding bits of registers *padier* to high. The same reason, *padier*.0 should be set to high when PA0 is used as external interrupt pin.



5.11. Reset

There are many causes to reset the PMS161, once reset is asserted, all the registers in PMS161 will be set to default values, system should be restarted once abnormal cases happen, or by jumping program counter to address 0x00.

After a power-on reset or LVR reset occurs, if VDD is greater than VDR (data storage voltage), the value of the data memory will be retained, but if the SRAM is cleared after re-power, the data cannot be retained; if VDD is less than VDR, the data The value of the memory will be turned into an unknown state that is in an indeterminate state.

If a reset occurs, and there is an instruction or syntax to clear SRAM in the program, the previous data will be cleared during program initialization and cannot be retained.

The content will be kept when reset comes from PRSTB pin or WDT timeout.

5.11.1. 8-bit Timer (Timer2)

The 8-bit hardware timer Timer2 is implemented in the PMS161, the clock sources of Timer2 may come from system clock, internal high RC oscillator (IHRC), internal low RC oscillator (ILRC), comparator, PA0 and PA4, bit [7:4] of register tm2c are used to select the clock of Timer2. A clock pre-scaling module is provided with divided-by-1, 4, 16, and 64 options, controlled by bit [6:5] of tm2s register; one scaling module with divided-by-1~32 is also provided and controlled by bit [4:0] of tm2s register. In conjunction of pre-scaling function and scaling function, the frequency of Timer2 clock (TM2_CLK) can be wide range and flexible.

The Timer2 counter performs 8-bit up-counting operation only; the counter values can be set or read back by tm2ct register. The 8-bit counter will be clear to zero automatically when its values reach for upper bound register, the upper bound register is used to define the period of timer. There are one operating modes for Timer2: period mode; period mode is used to generate periodical output waveform or interrupt event; Fig. 14 shows the timing diagram of Timer2 for period mode.





Fig. 13: Timer2 hardware diagram



Mode 0 - Period Mode

Fig. 14: Timing diagram of Timer2 in period mode

5.11.2. Using the Timer2 to generate periodical waveform

If periodical mode is selected, the duty cycle of output is always 50%; its frequency can be summarized as below:

Frequency of Output = $Y \div [2 \times (K+1) \times S1 \times (S2+1)]$

Where, Y = tm2c[7:4]: frequency of selected clock source

K = tm2b[7:0] : bound register in decimal S1 = tm2s[6:5] : pre-scalar (S1= 1, 4, 16, 64)

S2 = tm2s[4:0] : pre-scalar (S1=1, 4, 10, 04)S2 = tm2s[4:0] : scalar register in decimal (S2= 0 ~ 31)

Example 1:

 $tm2c = 0b0001_1000, Y=8MHz$

tm2b = 0b0111 1111, K=127

tm2s = 0b0_00_00000, S1=1, S2=0

→ frequency of output = 8MHz \div [2 × (127+1) × 1 × (0+1)] = 31.25kHz

Example 2:

 $tm2c = 0b0001_1000, Y=8MHz$

 $tm2b = 0b0111_1111, K=127$

 $tm2s[7:0] = 0b0_11_11111, S1=64, S2 = 31$

→ frequency = 8MHz ÷ $(2 \times (127+1) \times 64 \times (31+1)) = 15.25$ Hz

Example 3:

 $tm2c = 0b0001_1000, Y=8MHz$

 $tm2b = 0b0000_{1111}, K=15$

 $tm2s = 0b0_00_000000$, S1=1, S2=0

→ frequency = $8MHz \div (2 \times (15+1) \times 1 \times (0+1)) = 250kHz$

Example 4:

 $tm2c = 0b0001_1000, Y=8MHz$

 $tm2b = 0b0000_0001, K=1$

 $tm2s = 0b0_00_00000$, S1=1, S2=0

 \rightarrow frequency = 8MHz \div (2 \times (1+1) \times 1 \times (0+1)) =2MHz



The sample program for using the Timer2 to generate periodical waveform to PA3 is shown as below:

5.12. 8-bit Timer (Timer3)

The 8-bit hardware timer Timer3 is implemented in the PMS161, the clock sources of Timer3 may come from system clock, internal high RC oscillator (IHRC), internal low RC oscillator (ILRC), comparator and NILRC, bit [6:4] of register tm3c are used to select the clock of Timer3. A clock pre-scaling module is provided with divided-by-1, 4, 16, and 64 options, controlled by bit [6:5] of tm3s register; one scaling module with divided-by-1, 2, 4 is also provided and controlled by bit [1:0] of tm3s register. In conjunction of pre-scaling function and scaling function, the frequency of Timer3 clock (TM3_CLK) can be wide range and flexible.

The Timer3 counter performs 8-bit up-counting operation only; the counter values can be set or read back by tm3ct register. The 8-bit counter will be clear to zero automatically when its values reach for upper bound register, the upper bound register is used to define the period of timer. There are one operating modes for Timer3: period mode; period mode is used to generate periodical output waveform or interrupt event, Fig. 16 shows the timing diagram of Timer3 for period mode.

Bit [6:4] of register tm3c selects NILRC as clock source, which can support lower-power wake-up "stopexe" and "stopsys". And the premise is to set tm3c.0=1 to enable the NILRC oscillator. NILRC is a slower clock than ILRC, and it is used to make a wake-up clock source with lower power consumption. NILRC estimates frequency through IHRC, which is similar to ILRC, however its frequency drift a lot. It needs to estimate frequency before it can be used. If users need related demo, please contact FAE.







Fig. 15: Timer3 hardware diagram



Mode 0 - Period Mode

Fig. 16: Timing diagram of Timer3 in period mode



5.13. Touch Function

A touch detecting circuit is included in PMS161. Its functional block diagram is shown as Fig.17.




Fig. 17: Functional block diagram of the touch detecting circuit

The Touch detecting circuit in PMS161 applies the method of capacitive sensing, detecting the capacitive virtual ground effect of a finger, or the capacitance between sensors.

When using the touch function, the user can configure the touch module power through the register *ESOCR* [3:2].

- 1. Set ESOCR[2] to select ByPass/LDO mode.
- 2. when ByPass mode is selected, the touch module power supply is chip VDD, an accurate and low-leakage external capacitor CS is required to be connect between CS pin and VDD.
- when the LDO mode is selected, the touch module power supply can be provided by 2.4V/2V LDO through the ESCR[3] selection, an accurate and low-leakage external capacitor CS is required to be connect between CS pin and GND.
- 4. In the meantime, user should set the code option PA7_Sel to be "As CS" to configure it as CS pin, instead of PA7.



For starting touch detecting process, user should follow the procedures below:

- 1. Selecting the touch pad to be measure by setting TKE1 registers. Only one pad should be selected a time.
- 2. Issuing a Touch START command by writing "0x10" into TCC register. The capacitor CS will be automatically discharged to VSS firstly. The discharging time is selectable from 32, 64 and 128 Touch clocks by **TS[1:0]**.
- 3. The larger the CS capacitance value, the longer the discharge time is needed to fully discharge the capacitor to VSS. However, in some cases, 128 Touch clocks may still be not long enough to fully discharge the CS capacitor. At this time, user should do it manually by writing "0x30" into TCC register instead of "0x10". After a certain discharge time decided by the user, user can issue a Touch START (0x10) command to continue this touch conversion progress. Or user can also abort the conversion progress by writing "0x00" into TCC register.
- 4. After discharging, the CS will be charged toward VDD per Touch clock (TK_CLK). The charging speed is determined by the capacitance value of the selected Touch pad.
- 5. The charging progress will be stopped automatically when its voltage reaches the internal generated threshold voltage (VREF). The program determines whether the charging process is stopped by reading INTRQ[3]. The VREF voltage is selectable from 0.8*TP, 0.7*TP, 0.6*TP, 0.5*TP, 0.4*TP, 0.3*TP and 0.2*TP by TS[4:2].
- 6. By reading the Touch Counter value from TKCH & TKCL registers, user can monitor the capacitance value change of the Touch pad. The value reads from Touch Counter is related to the ratio of CS and CP, while CP represents the total capacitance that is the combination of PCB, wire and touch pad whose capacitance can be varied by human finger's touch. Once the CP value is altered, the periods required to charge the CS to VREF shorten. The user can judge whether the touch pad is pressed or released by reading the difference of the touch counter.
- 7. The user can change the sensitivity of the touch by adjusting the value of the CS capacitor. If a CS capacitor with an excessively large value is used, the touch counter value may overflow. At this time, the INTRQ.TK_OV flag will be automatically set by the hardware, and The touch count value will continue to count from 0 again.




Fig. 18: Timing diagram of Touch converting progress



Note:

- 1. When the VREF voltage is first set or the reference voltage option is switched midway, please discard the first TKCH and TKCL data read after that.
- 2. Under the same conditions, the touch key count value of each IO pin may be different because of the capacitance effect of the IO pin (driving current, packaging, etc.). Touch key channels TK3/PA7 and TK4/PA0/CS1 have slightly smaller touch key counts than other pins.
- 3. In ByPass mode, the Touch START (write "0x10" into TCC register) command must be executed at a system frequency of 250KHz (IHRC/64). The LDO mode does not have this limitation.

6. IO Registers

6.1. ACC Status Flag Register (*flag*), IO address = 0x00

Bit	Reset	R/W	Description	
7 - 4	-	ı	Reserved. These four bits are "1" when read.	
3	-	R/W	OV (Overflow). This bit is set whenever the sign operation is overflow.	
2	-	R/W	AC (Auxiliary Carry). There are two conditions to set this bit, the first one is carry out of low nibble in addition operation, and the other one is borrow from the high nibble into low nibble in subtraction operation.	
1	-	R/W	C (Carry). There are two conditions to set this bit, the first one is carry out in addition operation, and the other one is borrow in subtraction operation. Carry is also affected by shift with carry instruction.	
0	-	R/W	Z (Zero). This bit will be set when the result of arithmetic or logic operation is zero; Otherwise, it is cleared.	

6.2. Stack Pointer Register (sp), IO address = 0x02

Bit	Reset	R/W	Description
7 - 0	0 -	R/W	Stack Pointer Register. Read out the current stack pointer, or write to change the stack
' - 0		IT/ VV	pointer. Please notice that bit 0 should be kept 0 due to program counter is 16 bits.

6.3. Clock Mode Register (clkmd), IO address = 0x03

Bit	Reset	R/W	Descr	ription		
			System clock selection:			
			Type 0, clkmd[3]=0	Type 1, clkmd[3]=1		
			000: IHRC/4	000: IHRC/16		
			001: IHRC/2	001: IHRC/8		
7 - 5	111	R/W	01x: reserved	010: ILRC/16 (ICE doesn't support)		
			100: reserved	011: IHRC/32		
			101: reserved	100: IHRC/64		
			110: ILRC/4	110: reserved		
			111: ILRC (default)	1x1: reserved.		
4	0	R/W	IHRC oscillator Enable. 0 / 1: disable / enable			
3	0	0 R/W	Clock Type Select. This bit is used to select the	he clock type in bit [7:5].		
3	U		0 / 1: Type 0 / Type 1			
2	1	R/W	ILRC Enable. 0 / 1: disable / enable			
	ı	IT/VV	If ILRC is disabled, watchdog timer is also dis	abled.		
1	1	R/W	Watch Dog Enable. 0 / 1: disable / enable			
0	0	R/W	Pin PA5/PRSTB function. 0 / 1: PA5 / PRSTB	3		



6.4. Interrupt Enable Register (*inten*), IO address = 0x04

Bit	Reset	R/W	Description		
_		D // /	Enable interrupt from Timer3.		
7	0	R/W	0 / 1: disable / enable		
		D 444	Enable interrupt from Timer2.		
6	0	R/W	0 / 1: disable / enable		
_	0	DAM	Enable interrupt from Touch Key TK_OV.		
5	0	R/W	0 / 1: disable / enable		
4	0	DAA	Enable interrupt from comparator.		
4	0	R/W	0 / 1: disable / enable		
	0	R/W	Enable interrupt from Touch Key TK_END.		
3	0	R/VV	0 / 1: disable / enable		
	0	. 544	Enable interrupt from Timer16 overflow.		
2	0	R/W	0 / 1: disable / enable		
1	-	-	Reserved.		
		DAA	Enable interrupt from PA0/PA5.		
0	0	U	U	R/W	0 / 1: disable / enable

6.5. Interrupt Request Register (*intrq*), IO address = 0x05

Bit	Reset	R/W	Description
_		,	Interrupt Request from Timer3, this bit is set by hardware and cleared by software.
7	-	R/W	0 / 1: No request / Request
		D 44/	Interrupt Request from Timer2, this bit is set by hardware and cleared by software.
6	-	R/W	0 / 1: No request / Request
_		D.44	Interrupt Request from Touch Key TK_OV, this bit is set by hardware and cleared by
5	-	R/W	software. 0 / 1: No request / Request
		5.44	Interrupt Request from comparator, this bit is set by hardware and cleared by software.
4	-	R/W	0 / 1: No request / Request
		D 44	Interrupt Request from Touch Key TK_END, this bit is set by hardware and cleared by
3	-	R/W	software. 0 / 1: No request / Request
		DAA	Interrupt Request from Timer16, this bit is set by hardware and cleared by software.
2	-	R/W	0 / 1: No request / Request
1	-	ı	Reserved.
		D // /	Interrupt Request from pin PA0/PA5, this bit is set by hardware and cleared by software.
0	-	R/W	0 / 1: No request / Request



6.6. Timer 16 mode Register (t16m), IO address = 0x06

Bit	Reset	R/W	Description
			Timer Clock source selection
			000: Timer 16 is disabled
			001: CLK (system clock)
			010: reserved
7 - 5	000	R/W	011: PA4 falling edge (from external pin)
			100: IHRC
			101: reserved
			110: ILRC
			111: PA0 falling edge (from external pin)
			Internal clock divider.
			00: ÷1
4 - 3	00	R/W	01: ÷4
			10: ÷16
			11: ÷64
			Interrupt source selection. Interrupt event happens when selected bit is changed.
			0: bit 8 of Timer16
			1: bit 9 of Timer16
	000	D 444	2 : bit 10 of Timer16
2 - 0	000	R/W	
			4 : bit 12 of Timer16
			5 : bit 13 of Timer16
			6 : bit 14 of Timer16
			7 : bit 15 of Timer16

6.7. Interrupt Edge Select Register (*integs*), IO address = 0x0c

Bit	Reset	R/W	Description
			GPC edge selection.
			00 : both rising edge and falling edge to trigger interrupt
7 - 6	00	WO	01 : rising edge to trigger interrupt
			10 : falling edge to trigger interrupt
			11 : reserved.
5	-	ı	Reserved. Please keep 0.
			Timer16 edge selection.
4	0	WO	0 : rising edge to trigger interrupt
			1 : falling edge to trigger interrupt
3 - 2	-	ı	Reserved. Please keep 0.
			PA0 / PA5 edge selection.
			00 : both rising edge and falling edge to trigger interrupt
1 - 0	00	WO	01 : rising edge to trigger interrupt
			10 : falling edge to trigger interrupt
			11 : reserved.



6.8. Port A Digital Input Enable Register (padier), IO address = 0x0d

Bit	Reset	R/W	Description
7 - 6	11	WO	Enable PA7~PA6 digital input and wake up event. 1 / 0 : enable / disable
7 - 6	11	VO	These bits can be set to low to disable wake up from PA7~PA6 toggling.
			Enable PA5 digital input, wake up event and interrupt request. 1 / 0 : enable / disable
5	1	WO	This bit can be set to low to disable wake up from PA5 toggling and interrupt request from
			this pin.
4 - 3	44	WO	Enable PA4~PA3 digital input and wake up event. 1 / 0 : enable / disable
4 - 3	3 11	11 WO	These bits can be set to low to disable wake up from PA4~PA3 toggling.
2 - 1	-	1	Reserved. (Please keep 00 for future compatibility)
			Enable PA0 digital input, wake up event and interrupt request. 1 / 0 : enable / disable
0	1	WO	This bit can be set to low to disable wake up from PA0 toggling and interrupt request from
			this pin.

6.9. Port A Data Registers (pa), IO address = 0x10

Bit	Reset	R/W	Description
7 - 0	0x00	R/W	Data registers for Port A.

6.10. Port A Control Registers (pac), IO address = 0x11

Bit	Reset	R/W	Description
7 0	0x00) R////	Port A control registers. This register is used to define input mode or output mode for each
7 - 0	UXUU		corresponding pin of port A. 0 / 1: input / output.

6.11. Port A Pull-High Registers (paph), IO address = 0x12

Bit	Reset	R/W	Description
7 - 0	0x00	R/W	Port A pull-high registers. This register is used to enable the internal pull-high device on
7 - 0	UXUU	IX/VV	each corresponding pin of port A. 0 / 1 : disable / enable

6.12. Port A Pull-Low Registers (papl), IO address = 0x13

Bit	Reset	R/W	Description
7 - 0	0,00	R/W	Port A pull-low registers. This register is used to enable the internal pull-low device on each
7 - 0	0x00	K/VV	corresponding pin of port A. 0 / 1 : disable / enable



6.13. Miscellaneous Register (*misc*), IO address = 0x1b

Bit	Reset	R/W	Description
7 - 6	-	1	Reserved. (Keep 0 for future compatibility)
5	0	WO	Enable fast Wake-up. Fast wake-up is NOT supported when EOSC is enabled. 0: Normal wake-up. The wake-up time is 16 ILRC clocks (Not for fast boot-up) 1: Fast wake-up. The wake-up time is 8 ILRC clocks
4 - 3	-	-	Reserved. (Keep 0 for future compatibility)
2	0	WO	Disable LVR function. 0 / 1: Enable / Disable
1 - 0	00	WO	Watch dog time out period. 00: 8k ILRC clock period 01: 16k ILRC clock period 10: 64k ILRC clock period 11: 256k ILRC clock period

6.14. Comparator Control Register (*gpcc*), IO address = 0x1a

Bit	Reset	R/W	Description
			Enable comparator. 0 / 1 : disable / enable
7	0	R/W	When this bit is set to enable, please also set the corresponding analog input pins to be
			digital disable to prevent IO leakage.
			Comparator result of comparator.
6	-	RO	0: plus input < minus input
			1: plus input > minus input
			Select whether the comparator result output will be sampled by TM2_CLK?
5	0	R/W	0: result output NOT sampled by TM2_CLK
			1: result output sampled by TM2_CLK
			Inverse the polarity of result output of comparator.
4	0	R/W	0: polarity is NOT inversed.
			1: polarity is inversed.
			Selection the minus input (-) of comparator.
			000 : PA3
			001 : PA4
3 - 1	000	R/W	010 : Internal 1.20 volt bandgap reference voltage
3-1	000	17/77	011: Vinternal R
			100 : PA6
			101 : reserved
			11X: reserved
			Selection the plus input (+) of comparator.
0	0	R/W	0: Vinternal R
			1 : PA4



6.15. Comparator Selection Register (*gpcs*), IO address = 0x1e

Bit	Reset	R/W	Description
7	0	WO	Comparator output enable (to PA0).
/	0	VO	0 / 1 : disable / enable
			Wakeup by comparator enable. (The comparator wakeup effectively when gpcc.6
6	0	WO	electrical level changed)
			0 / 1 : disable / enable
5	0	WO	Selection of high range of comparator.
4	0	WO	Selection of low range of comparator.
2 0	0000	W()	Selection the voltage level of comparator.
3 - 0	0000	WO	0000 (lowest) ~ 1111 (highest)

6.16. Timer2 Control Register (tm2c), IO address = 0x1c

Bit	Reset	R/W	Description
7 - 4	0000	R/W	Timer2 clock selection. 0000 : disable 0001 : system clock 0010 : internal high RC oscillator (IHRC) 0011 : reserved 0100 : ILRC 0101 : comparator output 011x : reserved 1000 : PA0 (rising edge) 1001 : ~PA0 (falling edge) 101x : reserved 1100 : PA4 (rising edge) 1101 : ~PA4 (falling edge)
3 - 2	00	R/W	Timer2 output selection. 00 : disable 01 : reserved 10 : PA3 11 : PA4
1	0	R/W	Reserved
0	0	R/W	Enable to inverse the polarity of Timer2 output. 0 / 1: disable / enable

6.17. Timer2 Counter Register (tm2ct), IO address = 0x1d

Bit	Reset	R/W	Description
7 - 0	0x00	RO	Bit [7:0] of Timer2 counter register.

Note: Timer2 is designed for Period mode, so do not read tm2ct register.

6.18. Timer2 Scalar Register (tm2s), IO address = 0x17

Bit	Reset	R/W	Description
7	0	WO	reserved
6 - 5	00	WO	Timer2 clock pre-scalar. $00: \div 1$ $01: \div 4$ $10: \div 16$ $11: \div 64$
4 - 0	00000	WO	Timer2 clock scalar.

6.19. Timer2 Bound Register (tm2b), IO address = 0x09

Bit	Reset	R/W	Description
7 - 0	0x00	WO	Timer2 bound register.

6.20. Timer3 Control Register (tm3c), IO address = 0x32

Bit	Reset	R/W	Description
7	-	1	Reserved.
6 - 4	000	R/W	Timer3 clock selection. 000 : disable 001 : system clock 010 : internal high RC oscillator (IHRC) 011 : reserved 100 : ILRC 101 : comparator output 101 : NILRC 111 : reserved.
3 - 1	-	1	reserved
0	0	R/W	NILRC Enable. 0 / 1: disable / enable

6.21. Timer3 Counter Register (*tm3ct*), IO address = 0x33

Bit	Reset	R/W	Description
7 - 0	0x00	R/W	Bit [7:0] of Timer3 counter register.



6.22. Timer3 Scalar Register (tm3s), IO address = 0x34

Bit	Reset	R/W	Description
7	0	WO	reserved
			Timer3 clock pre-scalar.
			00 : ÷ 1
6 - 5	00	WO	01 : ÷ 4
			10 : ÷ 16
			11 : ÷ 64
4 - 2		WO	reserved
			Timer3 clock scalar.
			00 : ÷ 1
1 - 0	00	WO	01 : ÷ 2
			10 : reserved
			11 : ÷ 4

6.23. Timer3 Bound Register (tm3b), IO address = 0x35

Bit	Reset	R/W	Description
7 - 0	0x00	WO	Timer3 bound register.

6.24. Touch Selection Register (ts), IO address = 0x37

Bit	Reset	R/W	Description
7	-	-	reserved
			Touch clock selection (TK_CLK)
			00: IHRC/16
6 - 5	-	R/W	01: IHRC/2
			10: IHRC/4
			11: IHRC/8
			Touch VREF selection (TP: Touch Power, the default is LDO 2V)
			000: 0.8 * TP
			001: 0.7 * TP
			010: 0.6 * TP
4 - 2	011	R/W	011: 0.5 * TP
			100: 0.4 * TP
			101: 0.3 * TP
			110: 0.2 * TP
			111: reserved
			Select the discharge time before starting the touch function (TK_DISCHG)
			00: reserved
1 - 0	-	R/W	01: 32 * CLK
			10: 64 * CLK
			11: 128 * CLK

Note: LDO mode TP defaults to LDO 2V, ByPass mode TP is IC_VDD.



6.25. Touch Charge Control Register (tcc), IO address = 0x38

Bit	Reset	R/W		Description			
7	0	-		OV Enable 0/1: disable/enable After OV is enabled, the counter will start counting from zero automatically when it overflows.			
			Touch control	and status			
	-	wo	Data	Command (W)	Status (R)		
			000	TK_STOP (Touch module power down)	Ready / End		
6 - 4			- WO	- WO	- WO	001	TK_RUN (Touch START)
			011	Discharge (Discharge CS capacitor)	Discharging		
			Others	Reserved	Reserved		
3 - 0	-	-	reserved				

Note: In ByPass mode, the Touch START (write "0x10" into TCC register) command must be executed at a system frequency of 250KHz (IHRC/64). The LDO mode does not have this limitation.

6.26. Touch Key Enable 1 Register (tke1), IO address = 0x3b

Bit	Reset	R/W	Description
7	0	R/W	Enable PA0/TK4. 0/1: disable/enable
6	0	R/W	Enable PA4/TK3. 0/1: disable/enable
5	0	R/W	Enable PA3/TK2. 0/1: disable/enable
4	-	-	reserved
3	0	R/W	Enable PA6/TK1. 0/1: disable/enable
2	0	R/W	Enable PA5/TK0. 0/1: disable/enable
1 - 0	_	-	reserved

6.27. Touch Key Charge Counter High Register (tkch), IO address = 0x3e

Bit	Reset	R/W	Description
7 - 4	-		Reserved
3 - 0	-	RO	tkc [11:8] of touch key charge counter.

6.28. Touch Key Charge Counter Low Register (tkcl), IO address = 0x3f

Bit	Reset	R/W	Description
7 - 0	-	RO	tkc [7:0] of touch key charge counter.



6.29. External Power Operate Register (eoscr), IO address = 0x0a

Bit	Reset	R/W	Description
7 - 4	-	-	Reserved
3	0	WO	LDO output voltage option。 0/1: 2.4V/2V
2	0	WO	Touch module power option。0/1: VDD/LDO
1	-	-	Reserved
0	0	WO	BG LVD power。 0/1 : On/Off

Note: Set EOSCR[3:2] to select touch module power (TP).

6.30. Touch parameter setting Register (tps), IO address = 0x3C

Bit	Reset	R/W	Description
7 – 0	0x00	R/W	Reserved, keep Default value or 0x00

Note: TPS = 0x00.

6.31. Touch parameter setting Register (tps2), IO address = 0x3D

Bit	Reset	R/W	Description		
	-	- R/W	Touch module type: (For specific settings of different power supplies, please refer to		
7 - 6			Section 5.1.4)		
7 - 0			00: Type A (ByPass mode, CS capacitor connect to VDD)		
			01: Type B (LDO mode, CS capacitor connect to GND)		
5 - 2	0000	R/W	Reserved, keep 0		
1 - 0	00	R/W	01: VREF always on through entire process. Suggestion: keep 0x01		

Case:

// Bypass Mode:

\$ EOSCR TK_VDD;

\$ TPS2 Type A, Always On //ByPass, Type A, CS capacitor connect to VDD

// LDO Mode

\$ EOSCR TK 2V,TK_LDO

\$ TPS2 Type B, Always_On //LDO, Type B, CS capacitor connect to GND



7. Instructions

Symbol	Description
ACC	Accumulator (Abbreviation of accumulator)
а	Accumulator (Symbol of accumulator in program)
sp	Stack pointer
flag	ACC status flag register
I	Immediate data
&	Logical AND
- 1	Logical OR
←	Movement
٨	Exclusive logic OR
+	Add
_	Subtraction
~	NOT (logical complement, 1's complement)
₹	NEG (2's complement)
OV	Overflow (The operational result is out of range in signed 2's complement number system)
Z	Zero (If the result of ALU operation is zero, this bit is set to 1)
С	Carry (The operational result is to have carry out for addition or to borrow carry for subtraction in
	unsigned number system)
AC	Auxiliary Carry (If there is a carry out from low nibble after the result of ALU operation, this bit is set to 1)
M.n	Only addressed in 0~0x3F (0~63) is allowed



7.1. Data Transfer Instructions

mov	a, I	Move immediate data into ACC.
		Example: mov a, 0x0f;
		Result: a ← 0fh;
		Affected flags: 『N』Z 『N』C 『N』AC 『N』OV
mov	M, a	Move data from ACC into memory
		Example: mov MEM, a;
		Result: MEM ← a
		Affected flags: 『N』Z 『N』C 『N』AC 『N』OV
mov	a, M	Move data from memory into ACC
		Example: mov a, MEM;
		Result: a ← MEM; Flag Z is set when MEM is zero.
		Affected flags: "Y Z "N C "N AC "N OV
mov	a, IO	Move data from IO into ACC
		Example: mov a, pa;
		Result: a ← pa; Flag Z is set when pa is zero.
		Affected flags: "Y Z "N C "N AC "N OV
mov	IO, a	Move data from ACC into IO
		Example: mov pa, a;
		Result: pa ← a
		Affected flags: 『N』Z 『N』C 『N』AC 『N』OV
ldt16	word	Move 16-bit counting values in Timer16 to memory in word.
		Example: ldt16 word;
		Result: word ← 16-bit timer
		Affected flags: 『N』Z 『N』C 『N』AC 『N』OV
		Application Example:
		word T16val ; // declare a RAM word
		 clear lb@ T16val ; // clear T16val (LSB)
		clear hb@ T16val; // clear T16val (MSB)
		stt16 T16val; // initial T16 with 0
		set1 t16m.5; // enable Timer16
		set0 t16m.5; // disable Timer 16
		ldt16 T16val; // save the T16 counting value to T16val
		· · · · · ·

stt16 word	Store 16-bit data from memory in word to Timer16.
	Example: stt16 word;
	Result: 16-bit timer ←word
	Affected flags: "N』Z "N』C "N』AC "N』OV
	Application Example:
	word T16val; // declare a RAM word
	<i>mov</i> a, 0x34;
	mov lb@ T16val , a; // move 0x34 to T16val (LSB)
	mov a, 0x12;
	mov hb@ T16val, a; // move 0x12 to T16val (MSB)
	stt16 T16val; // initial T16 with 0x1234
idxm a, index	Move data from specified memory to ACC by indirect method. It needs 2T to execute this instruction.
	Example: idxm a, index;
	Result: a ← [index], where index is declared by word.
	Affected flags: "N』Z "N』C "N』AC "N』OV
	Application Example:
	word RAMIndex; // declare a RAM pointer
	mov a, 0x5B; // assign pointer to an address (LSB)
	mov lb@RAMIndex, a; // save pointer to RAM (LSB)
	mov a, 0x00; // assign 0x00 to an address (MSB), should be 0
	mov hb@RAMIndex, a; // save pointer to RAM (MSB)
	(mez)
	idxm a, RAMIndex ; // move memory data in address 0x5B to ACC
Idxm index, a	Move data from ACC to specified memory by indirect method. It needs 2T to execute this
	instruction.
	Example: idxm index, a;
	Result: [index] ← a; where index is declared by word.
	Affected flags: "N Z "N C "N AC "N OV
	Application Example:
	word RAMIndex; // declare a RAM pointer
	mov a, 0x5B; // assign pointer to an address (LSB)
	mov lb@RAMIndex, a; // save pointer to RAM (LSB)
	mov a, 0x00; // assign 0x00 to an address (MSB), should be 0
	mov hb@RAMIndex, a; // save pointer to RAM (MSB)
	(mez)
	mov a, 0xA5 ;
	idxm RAMIndex, a; // move 0xA5 to memory in address 0x5B



Example: xch MEM; Result: MEM ← a , a ← MEM Affected flags: 『N』Z 『N』C 『N』AC 『N』OV Move the ACC and flag register to memory that address specified in the stack pointer. Example: pushaf; Result: [sp] ← {flag, ACC};
Affected flags: 『N』 Z 『N』 C 『N』 AC 『N』 OV Move the ACC and flag register to memory that address specified in the stack pointer. Example: pushaf; Result: [sp] ← {flag, ACC};
Move the ACC and flag register to memory that address specified in the stack pointer. Example: pushaf; Result: [sp] ← {flag, ACC};
Example: pushaf; Result: [sp] ← {flag, ACC};
Result: [sp] ← {flag, ACC};
Affected flags: 『N』Z 『N』C 『N』AC 『N』OV Application Example:
Application Example:
romadr 0x10;
pushaf; // put ACC and flag into stack memory // ISR program // ISR program popaf; // restore ACC and flag from stack memory reti; Restore ACC and flag from the memory which address is specified in the stack pointer. Example: popaf; Result: sp ← sp - 2; {Flag, ACC} ← [sp]; Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV Load high byte data in OTP program memory to ACC by using index as OTP address. It needs 2T to execute this instruction.
mopaf; // restore ACC and flag from stack memory reti; Restore ACC and flag from the memory which address is specified in the stack pointer. Example: popaf; Result: sp ← sp - 2; {Flag, ACC} ← [sp]; Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV Load high byte data in OTP program memory to ACC by using index as OTP address. It needs 2T to execute this instruction.
popaf; // restore ACC and flag from stack memory reti; Restore ACC and flag from the memory which address is specified in the stack pointer. Example: popaf; Result: sp ← sp - 2; {Flag, ACC} ← [sp]; Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV Load high byte data in OTP program memory to ACC by using index as OTP address. It needs 2T to execute this instruction.
reti; Restore ACC and flag from the memory which address is specified in the stack pointer. Example: popaf; Result: sp ← sp - 2; {Flag, ACC} ← [sp]; Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV Load high byte data in OTP program memory to ACC by using index as OTP address. It needs 2T to execute this instruction.
Restore ACC and flag from the memory which address is specified in the stack pointer. Example: popaf; Result: sp ← sp - 2; {Flag, ACC} ← [sp]; Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV Load high byte data in OTP program memory to ACC by using index as OTP address. It needs 2T to execute this instruction.
Example: popaf; Result: sp ← sp - 2; {Flag, ACC} ← [sp]; Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV Load high byte data in OTP program memory to ACC by using index as OTP address. It needs 2T to execute this instruction.
Result: sp ← sp - 2; {Flag, ACC} ← [sp]; Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV Load high byte data in OTP program memory to ACC by using index as OTP address. It needs 2T to execute this instruction.
{Flag, ACC} ← [sp]; Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV Load high byte data in OTP program memory to ACC by using index as OTP address. It needs 2T to execute this instruction.
Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV Load high byte data in OTP program memory to ACC by using index as OTP address. It needs 2T to execute this instruction.
Load high byte data in OTP program memory to ACC by using index as OTP address. It needs 2T to execute this instruction.
Example: <i>Idtabh index;</i> Result: a ← {bit 15~8 of OTP [index]}; Affected flags: 『N』Z 『N』C 『N』AC 『N』OV Application Example:
word ROMptr ; // declare a pointer of ROM in RAM
 mov a, la@TableA;// assign pointer to ROM TableA (LSB)
mov lb@ROMptr, a; // save pointer to RAM (LSB)
mov a, ha @TableA; // assign pointer to ROM TableA (MSB)
mov hb@ROMptr, a; // save pointer to RAM (MSB)
Idtabh ROMptr; // load TableA MSB to ACC (ACC=0X02)
TableA: dc 0x0234, 0x0042, 0x0024, 0x0018;
Load low byte data in OTP to ACC by using index as OTP address. It needs 2T to execute this instruction. Example: Idtabl index; Result: a ← {bit7~0 of OTP [index]}; Affected flags: 『N』Z 『N』C 『N』AC 『N』OV Application Example:
,



word	ROMptr;	// declare a pointer of ROM in RAM
mov	a, la@Table	eA; // assign pointer to ROM TableA (LSB)
mov	lb@ROMpti	r, a ; // save pointer to RAM (LSB)
mov	a, ha@Tabl	eA; // assign pointer to ROM TableA (MSB)
mov	hb@ROMp	tr, a ; // save pointer to RAM (MSB)
ldtabl	ROMptr;	// load TableA LSB to ACC (ACC=0x34)
TableA:	dc 0x023	4. 0x0042. 0x0024. 0x0018 :

7.2. Arithmetic Operation Instructions

add a, I	Add immediate data with ACC, then put result into ACC		
	Example: add a, 0x0f;		
	Result: a ← a + 0fh		
	Affected flags: "Y』Z "Y』C "Y』AC "Y』OV		
add a, M	Add data in memory with ACC, then put result into ACC		
	Example: add a, MEM;		
	Result: a ← a + MEM		
	Affected flags: "Y』Z "Y』C "Y』AC "Y』OV		
add M, a	Add data in memory with ACC, then put result into memory		
	Example: add MEM, a;		
	Result: MEM ← a + MEM		
	Affected flags: "Y』Z "Y』C "Y』AC "Y』OV		
addc a, M	Add data in memory with ACC and carry bit, then put result into ACC		
	Example: addc a, MEM;		
	Result: a ← a + MEM + C		
	Affected flags: "Y』Z "Y』C "Y』AC "Y』OV		
addc M, a	Add data in memory with ACC and carry bit, then put result into memory		
	Example: addc MEM, a;		
	Result: MEM ← a + MEM + C		
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV		
addc a	Add carry with ACC, then put result into ACC		
	Example: addc a;		
	Result: a ← a + C		
	Affected flags: "Y』Z "Y』C "Y』AC "Y』OV		
addc M	Add carry with memory, then put result into memory		
	Example: addc MEM;		
	Result: MEM ← MEM + C		
	Affected flags: "Y Z "Y C "Y AC "Y OV		
nadd a, M	Add negative logic (2's complement) of ACC with memory		
	Example: nadd a, MEM ; Result: a ← 〒a + MEM		
	Affected flags: "Y_Z "Y_C "Y_AC "Y_OV		



nadd M, a	
nadd Ivi, a	Add negative logic (2's complement) of memory with ACC
	Example: nadd MEM, a;
	Result: MEM ← 〒MEM + a
	Affected flags: "Y』Z "Y』C "Y』AC "Y』OV
sub a, l	Subtraction immediate data from ACC, then put result into ACC.
	Example: sub a, 0x0f;
	Result: a ← a - 0fh (a + [2's complement of 0fh])
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV
<i>sub</i> a, M	Subtraction data in memory from ACC, then put result into ACC
	Example: sub a, MEM;
	Result: a ← a - MEM (a + [2's complement of M])
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV
sub M, a	Subtraction data in ACC from memory, then put result into memory
	Example: sub MEM, a;
	Result: MEM ← MEM - a (MEM + [2's complement of a])
	Affected flags: "Y Z "Y C "Y AC "Y OV
subc a, M	Subtraction data in memory and carry from ACC, then put result into ACC Example: subc a, MEM;
	Result: a ← a − MEM - C
	Affected flags: "Y_Z "Y_C "Y_AC "Y_OV
subc M, a	Subtraction ACC and carry bit from memory, then put result into memory
, a	Example: subc MEM, a;
	Result: MEM ← MEM – a - C
	Affected flags: "Y』Z "Y』C "Y』AC "Y』OV
subc a	Subtraction carry from ACC, then put result into ACC
	Example: subc a;
	Result: a ← a - C
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV
subc M	Subtraction carry from the content of memory, then put result into memory
	Example: subc MEM;
	Result: MEM ← MEM - C
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV
inc M	Increment the content of memory
	Example: inc MEM;
	Result: MEM ← MEM + 1
dec M	Affected flags: "Y Z "Y C "Y AC "Y OV Decrement the content of memory
dec ivi	Example: dec MEM;
	Result: MEM ← MEM - 1
	Affected flags: "Y_Z "Y_C "Y_AC "Y_OV
clear M	Clear the content of memory
141	Example: clear MEM;
	Result: MEM ← 0
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV
	, •



7.3. Shift Operation Instructions

sr a	Shift right of ACC, shift 0 to bit 7
	Example: sr a;
	Result: a (0,b7,b6,b5,b4,b3,b2,b1) ← a (b7,b6,b5,b4,b3,b2,b1,b0), C ← a(b0)
	Affected flags: 『N』Z 『Y』C 『N』AC 『N』OV
<i>src</i> a	Shift right of ACC with carry bit 7 to flag
	Example: src a;
	Result: a (c,b7,b6,b5,b4,b3,b2,b1) ← a (b7,b6,b5,b4,b3,b2,b1,b0), C ← a(b0)
	Affected flags: 『N』Z 『Y』C 『N』AC 『N』OV
sr M	Shift right the content of memory, shift 0 to bit 7
	Example: sr MEM;
	Result: MEM(0,b7,b6,b5,b4,b3,b2,b1) ← MEM(b7,b6,b5,b4,b3,b2,b1,b0), C ← MEM(b0)
	Affected flags: 『N』Z 『Y』C 『N』AC 『N』OV
src M	Shift right of memory with carry bit 7 to flag
	Example: src MEM;
	Result: $MEM(c,b7,b6,b5,b4,b3,b2,b1) \leftarrow MEM(b7,b6,b5,b4,b3,b2,b1,b0), C \leftarrow MEM(b0)$
	Affected flags: 『N』Z 『Y』C 『N』AC 『N』OV
s/ a	Shift left of ACC shift 0 to bit 0
	Example: sl a;
	Result: a (b6,b5,b4,b3,b2,b1,b0,0) ← a (b7,b6,b5,b4,b3,b2,b1,b0), C ← a (b7)
	Affected flags: 『N』Z 『Y』C 『N』AC 『N』OV
slc a	Shift left of ACC with carry bit 0 to flag
	Example: slc a;
	Result: a (b6,b5,b4,b3,b2,b1,b0,c) ← a (b7,b6,b5,b4,b3,b2,b1,b0), C ← a(b7)
	Affected flags: 『N』Z 『Y』C 『N』AC 『N』OV
s/ M	Shift left of memory, shift 0 to bit 0
	Example: s/ MEM;
	Result: MEM (b6,b5,b4,b3,b2,b1,b0,0) ← MEM (b7,b6,b5,b4,b3,b2,b1,b0), C ← MEM(b7)
	Affected flags: 『N』Z 『Y』C 『N』AC 『N』OV
s <i>lc</i> M	Shift left of memory with carry bit 0 to flag
	Example: slc MEM;
	Result: MEM (b6,b5,b4,b3,b2,b1,b0,C) \leftarrow MEM (b7,b6,b5,b4,b3,b2,b1,b0), C \leftarrow MEM (b7)
	Affected flags: 『N』Z 『Y』C 『N』AC 『N』OV
swap a	Swap the high nibble and low nibble of ACC
	Example: swap a;
	Result: $a (b3,b2,b1,b0,b7,b6,b5,b4) \leftarrow a (b7,b6,b5,b4,b3,b2,b1,b0)$
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV



7.4. Logic Operation Instructions

and a, I	Perform logic AND on ACC and immediate data, then put result into ACC
	Example: and a, 0x0f;
	Result: a ← a & 0fh
	Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV
and a, M	Perform logic AND on ACC and memory, then put result into ACC
	Example: and a, RAM10;
	Result: a ← a & RAM10
	Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV
and M, a	Perform logic AND on ACC and memory, then put result into memory
	Example: and MEM, a ;
	Result: MEM ← a & MEM
	Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV
or a, I	Perform logic OR on ACC and immediate data, then put result into ACC
	Example: or a, 0x0f;
	Result: a ← a 0fh
	Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV
or a, M	Perform logic OR on ACC and memory, then put result into ACC
	Example: or a, MEM;
	Result: a ← a MEM
	Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV
or M, a	Perform logic OR on ACC and memory, then put result into memory
	Example: or MEM, a;
	Result: MEM ← a MEM
	Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV
<i>xor</i> a, I	Perform logic XOR on ACC and immediate data, then put result into ACC
	Example: xor a, 0x0f;
	Result: a ← a ^ 0fh
	Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV
xor IO, a	Perform logic XOR on ACC and IO register, then put result into IO register
	Example: xor pa, a;
	Result: pa ← a ^ pa ; // pa is the data register of port A
	Affected flags: "N _x Z "N _x C "N _x AC "N _x OV
xor a, M	Perform logic XOR on ACC and memory, then put result into ACC
λοι α, ινι	Example: xor a, MEM;
	Result: a ← a ^ RAM10
	Affected flags: "Y Z "N C "N AC "N OV
xor M, a	Perform logic XOR on ACC and memory, then put result into memory
, 🗸	Example: xor MEM, a;
	Result: MEM ← a ^ MEM

not a	Perform 1's complement (logical complement) of ACC Example: not a; Result: a ← ~a Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV
	Application Example:
	mov a, 0x38; // ACC=0X38 not a; // ACC=0XC7
not M	Perform 1's complement (logical complement) of memory Example: not MEM; Result: MEM ← ∼MEM
	Affected flags: "Y Z "N C "N AC "N OV Application Example:
	mov a, 0x38; mov mem, a; // mem = 0x38 not mem; // mem = 0xC7
neg a	Perform 2's complement of ACC Example: neg a; Result: a ← 〒a Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV
	Application Example:
	mov a, 0x38; // ACC=0X38 neg a; // ACC=0XC8
neg M	Perform 2's complement of memory Example: neg MEM; Result: MEM ← 〒MEM Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV
	Application Example:
	mov a, 0x38; mov mem, a; // mem = 0x38 not mem; // mem = 0xC8

comp	a, M	Compare ACC with the content of memory
		Example: comp a, MEM;
		Result: Flag will be changed by regarding as (a - MEM)
		Affected flags: "Y,Z "Y,C "Y,AC "Y,OV
		Application Example:
		mov a, 0x38 ;
		mov mem, a ;
		comp a, mem ; // Z flag is set as 1
		mov a, 0x42 ;
		mov mem, a ;
		mov a, 0x38 ;
		comp a, mem; // C flag is set as 1
comp	M, a	Compare ACC with the content of memory
		Example: comp MEM, a;
		Result: Flag will be changed by regarding as (MEM - a)
		Affected flags: "Y』Z "Y』C "Y』AC "Y』OV

7.5. Bit Operation Instructions

set0 IO.n	Set bit n of IO port to low
	Example: set0 pa.5;
	Result: set bit 5 of port A to low
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV
set1 IO.n	Set bit n of IO port to high
	Example: set1 pa.5;
	Result: set bit 5 of port A to high
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV
set0 M.n	Set bit n of memory to low
	Example: set0 MEM.5;
	Result: set bit 5 of MEM to low
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV
set1 M.n	Set bit n of memory to high
	Example: set1 MEM.5;
	Result: set bit 5 of MEM to high
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV

swapc IO.n Swap the nth bit of IO port with carry bit Example: swapc Result: $C \leftarrow IO.0$, $IO.0 \leftarrow C$ When IO.0 is a port to output pin, carry C will be sent to IO.0; When IO.0 is a port from input pin, IO.0 will be sent to carry C; Affected flags: "N Z "Y C "N AC "N OV Application Example1 (serial output): pac.0; // set PA.0 as output set1 // C=0 flag.1; set0 pa.0; // move C to PA.0 (bit operation), PA.0=0 swapc flag.1; // C=1set1 pa.0; // move C to PA.0 (bit operation), PA.0=1 swapc Application Example2 (serial input): set0 pac.0; // set PA.0 as input // read PA.0 to C (bit operation) swapc pa.0; // shift C to bit 7 of ACC src a ; // read PA.0 to C (bit operation) swapc pa.0; // shift new C to bit 7, old C src a ;

7.6. Conditional Operation Instructions

ceqsn a, l	Compare ACC with immediate data and skip next instruction if both are equal.
	Flag will be changed like as (a ← a - I)
	Example: ceqsn a, 0x55;
	inc MEM;
	goto error;
	Result: If a=0x55, then "goto error"; otherwise, "inc MEM".
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV
ceqsn a, M	Compare ACC with memory and skip next instruction if both are equal.
	Flag will be changed like as (a ← a - M)
	Example: ceqsn a, MEM;
	Result: If a=MEM, skip next instruction
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV



cneqsn a, M	Compare ACC with memory and skip next instruction if both are not equal.
	Flag will be changed like as (a ← a - M)
	Example: cneqsn a, MEM;
	Result: If a≠MEM, skip next instruction
	Affected flags: "Y Z "Y C "Y AC "Y OV
cneqsn a, l	Compare ACC with immediate data and skip next instruction if both are no equal.
,	Flag will be changed like as (a ← a - I)
	Example: cnegsn a,0x55;
	inc MEM;
	goto error;
	Result: If a≠0x55, then "goto error"; Otherwise, "inc MEM".
	Affected flags: "Y Z "Y C "Y AC "Y OV
t0sn IO.n	Check IO bit and skip next instruction if it's low
103/1 10.11	Example: t0sn pa.5;
	Result: If bit 5 of port A is low, skip next instruction
	Affected flags: "N ₂ Z "N ₂ C "N ₂ AC "N ₂ OV
t1sn IO.n	Check IO bit and skip next instruction if it's high
11311 10.11	·
	Example: t1sn pa.5;
	Result: If bit 5 of port A is high, skip next instruction
(On M	Affected flags: "N Z "N C "N AC "N OV
<i>t0sn</i> M.n	Check memory bit and skip next instruction if it's low
	Example: t0sn MEM.5;
	Result: If bit 5 of MEM is low, then skip next instruction
(4 · · · · · · · · · ·	Affected flags: "N Z "N C "N AC "N OV
<i>t1sn</i> M.n	Check memory bit and skip next instruction if it's high
	Example: t1sn MEM.5;
	Result: If bit 5 of MEM is high, then skip next instruction
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV
izsn a	Increment ACC and skip next instruction if ACC is zero
	Example: izsn a;
	Result: a ← a + 1,skip next instruction if a = 0
	Affected flags: "Y』Z "Y』C "Y』AC "Y』OV
dzsn a	Decrement ACC and skip next instruction if ACC is zero
	Example: dzsn a;
	Result: $A \leftarrow A - 1$, skip next instruction if $a = 0$
	Affected flags: "Y』Z "Y』C "Y』AC "Y』OV
izsn M	Increment memory and skip next instruction if memory is zero
	Example: izsn MEM;
	Result: MEM ← MEM + 1, skip next instruction if MEM= 0
	Affected flags: "Y Z "Y C "Y AC "Y OV
dzsn M	Decrement memory and skip next instruction if memory is zero
G_G[] [V]	Example: dzsn MEM;
	Result: MEM ← MEM - 1, skip next instruction if MEM = 0
	· '
	Affected flags: "Y Z "Y C "Y AC "Y OV

7.7. System control Instructions

call label	Function call, address can be full range address space
	Example: call function1;
	Result: [sp] ← pc + 1
	pc ← function1
	sp ← sp + 2
	Affected flags: "N』Z "N』C "N』AC "N』OV
goto label	Go to specific address which can be full range address space
J	Example: goto error;
	Result: Go to error and execute program.
	Affected flags: "N』Z "N』C "N』AC "N』OV
ret I	Place immediate data to ACC, then return
	Example: ret 0x55;
	Result: A ← 55h
	ret;
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV
ret	Return to program which had function call
	Example: ret;
	Result: sp ← sp - 2
	pc ← [sp]
	Affected flags: "N』Z "N』C "N』AC "N』OV
reti	Return to program from interrupt service routine. After this command is executed, global
	interrupt is enabled automatically.
	Example: reti;
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV
пор	No operation
	Example: nop;
	Result: nothing changed
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV
pcadd a	Next program counter is current program counter plus ACC.
	Example: pcadd a;
	Result: pc ← pc + a
	Affected flags: "N, Z "N, C "N, AC "N, OV
	Application Example:
	mov a, 0x02 ;
	pcadd a; // PC <- PC+2
	goto err1;
	goto correct; // jump here
	goto err2;
	goto err3;
	correct: // jump here
	Jump noic
	•••



engint	Enable global interrupt enable					
	Example: engint,					
	Result: Interrupt request can be sent to FPP0					
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV					
disgint	Disable global interrupt enable					
	Example: disgint;					
	Result: Interrupt request is blocked from FPP0					
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV					
stopsys	System halt.					
	Example: stopsys;					
	Result: Stop the system clocks and halt the system					
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV					
stopexe	CPU halt. The oscillator module is still active to output clock, however, system clock is disabled					
	to save power.					
	Example: stopexe;					
	Result: Stop the system clocks and keep oscillator modules active.					
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV					
reset	Reset the whole chip, its operation will be same as hardware reset.					
	Example: reset;					
	Result: Reset the whole chip.					
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV					
wdreset	Reset Watchdog timer.					
	Example: wdreset;					
	Result: Reset Watchdog timer.					
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV					
	/oc.osogo.					

7.8. Summary of Instructions Execution Cycle

2T		goto, call, pcadd, ret, reti , idxm			
2T	Condition is fulfilled.	accompany to the transfer of t			
1T	Condition is not fulfilled.	ceqsn, cneqsn, t0sn, t1sn, dzsn, izsn			
1T		Others			



7.9. Summary of affected flags by Instructions

Instruction	Z	С	AC	ov	Instruction	Z	С	AC	ov	Instruction	Z	С	AC	ov
mov a, I	-	-	-	-	mov M, a	-	-	-	-	mov a, M	Υ	-	-	-
mov a, IO	Υ	-	-	1	mov IO, a	1	-	1	1	Idt16 word	1	1	-	-
stt16 word	-	-	-	1	idxm a, index	1	-	1	1	idxm index, a	1	1	-	-
xch M	-	-	-	-	pushaf	•	-	-	-	popaf	Υ	Υ	Υ	Υ
add a, I	Υ	Υ	Υ	Υ	add a, M	Υ	Υ	Υ	Υ	add M, a	Υ	Υ	Υ	Υ
addc a, M	Υ	Υ	Υ	Υ	addc M, a	Υ	Υ	Υ	Υ	addc a	Υ	Υ	Υ	Υ
addc M	Υ	Υ	Υ	Υ	sub a, I	Υ	Υ	Υ	Υ	sub a, M	Υ	Υ	Υ	Υ
sub M, a	Υ	Υ	Υ	Υ	subc a, M	Υ	Υ	Υ	Υ	subc M, a	Υ	Υ	Υ	Υ
subc a	Υ	Υ	Υ	Υ	subc M	Υ	Υ	Υ	Υ	inc M	Υ	Υ	Υ	Υ
dec M	Υ	Υ	Υ	Υ	clear M	-	-	-	-	sr a	-	Υ	-	-
src a	-	Υ	-	-	sr M	-	Υ	-	-	src M	-	Υ	-	-
sl a	-	Υ	-	-	slc a	-	Υ	-	-	s/ M	-	Υ	-	-
slc M	-	Υ	-	-	swap a	-	-	-	-	and a, I	Υ	-	-	-
and a, M	Υ	-	-	-	and M, a	Υ	-	-	-	or a, I	Υ	-	-	-
or a, M	Υ	-	-	-	or M, a	Υ	-	-	-	xor a, l	Υ	-	-	-
xor IO, a	-	-	-	-	xor a, M	Υ	-	-	-	xor M, a	Υ	-	-	-
not a	Υ	-	-	-	not M	Υ	-	-	-	neg a	Υ	-	-	-
neg M	Υ	-	-	-	set0 IO.n	-	-	-	-	set1 IO.n	-	-	-	-
set0 M.n	-	-	-	-	set1 M.n	-	-	-	-	ceqsn a, I	Υ	Υ	Υ	Υ
ceqsn a, M	Υ	Υ	Υ	Υ	t0sn IO.n	-	-	-	-	<i>t1sn</i> IO.n	-	-	-	-
t0sn M.n	-	-	-	-	<i>t1sn</i> M.n	-	-	-	-	izsn a	Υ	Υ	Υ	Υ
<i>dzsn</i> a	Υ	Υ	Υ	Υ	izsn M	Υ	Υ	Υ	Υ	dzsn M	Υ	Υ	Υ	Υ
call label	-	-	-	-	goto label	ı	-	-	-	ret I	-	1	-	-
ret	-	-	-	-	reti	ı	-	-	-	пор	-	1	-	-
pcadd a	-	-	-	-	engint	-	-	-	-	disgint	-	-	-	-
stopsys	-	-	-	-	stopexe	·	-	-	-	reset	-	•	-	-
wdreset	-	-	-	-	swapc IO.n	-	Υ	-	-	cneqsn a, I	Υ	Υ	Υ	Υ
cneqsn a, M	Υ	Υ	Υ	Υ	nadd M, a	Υ	Υ	Υ	Υ	nadd a, M	Υ	Υ	Υ	Υ
comp M, a	Υ	Υ	Υ	Υ	comp a, M	Υ	Υ	Υ	Υ	Idtabh index	-	-	-	-
Idtabl index	-	-	-	-										

7.10. BIT definition

Bit access of RAM is only available for address from 0x00 to 0x3F.



8. Code Option Table

Option	Selection	Description	
9	Enable	OTP content is protected and program cannot be read back	
Security	Disable	OTP content is not protected so program can be read back	
EMI	Disable	Disable EMI optimize option	
EIVII	Enable	The system clock will be slightly vibrated for better EMI performance	
DA7 Sol	AS_CS	Configure pad PA7/CS as normal CS pad	
PA7_Sel	As_IO	Configure pad PA7/CS as normal PA7 IO pad	
LVR 16 levels		4.5V, 4.0V, 3.75V, 3.5V, 3.3V, 3.15V, 3.0V, 2.7V, 2.5V, 2.4V, 2.3V, 2.2V, 2.1V, 2.0V, 1.9V, 1.8V	
Interrupt Seco	PA.0	Inten.0 / Intrq.0 used in interrupt PA.0	
Interrupt_Src0	PA.5	Inten.0 / Intrq.0 used in interrupt PA.5 (ICE doesn't support.)	

9. Special Notes

This chapter is to remind user who use PMS161 IC in order to avoid frequent errors upon operation.

9.1. Using IC

9.1.1. IO pin usage and setting

- (1) IO pin is set to be digital input
 - ♦ When IO is as digital input, the level of Vih and Vil would changes with the voltage and temperature. Please follow the minimum value of Vih and the maximum value of Vil.
 - ◆ The value of internal pull high resistor would also change with the voltage, temperature and pin voltage. It is not the fixed value.
- (2) IO pin is set to be digital input and enable wakeup function
 - ◆ Configure IO pin as input
 - Set PADIER registers to set the corresponding bit to 1.
- (3) PA5 is set to be PRSTB input pin
 - ♦ Configure PA5 as input
 - ◆ Set CLKMD.0=1 to enable PA5 as PRSTB input pin
- (4) PA5 is set to be input pin and to connect with a push button or a switch by a long wire
 - lack Needs to put a >33Ω resistor in between PA5 and the long wire
 - Avoid using PA5 as input in such application.

9.1.2. Interrupt

(1) When using the interrupt function, the procedure should be:

Step1: Set INTEN register, enable the interrupt control bit.

Step2: Clear INTRQ register.

Step3: In the main program, using ENGINT to enable CPU interrupt function.

Step4: Wait for interrupt. When interrupt occurs, enter to Interrupt Service Routine.

Step5: After the Interrupt Service Routine being executed, return to the main program.

*Use DISGINT in the main program to disable all interrupts.

*When interrupt service routine starts, use PUSHAF instruction to save ALU and FLAG register. POPAF instruction is to restore ALU and FLAG register before RETI as below:

? // RETI will be added automatically. After RETI being executed, ENGINT Status will be restored

(2) INTEN and INTRQ have no initial values. Please set required value before enabling interrupt function.

9.1.3. System clock switching

System clock can be switched by CLKMD register. Please notice that, NEVER switch the system clock and turn off the original clock source at the same time. For example: When switching from clock A to clock B, please switch to clock B first; and after that turn off the clock A oscillator through CLKMD.

♦ Switch system clock from ILRC to IHRC/2

```
CLKMD = 0x36; // switch to IHRC, ILRC can not be disabled here CLKMD.2 = 0; // ILRC can be disabled at this time
```

♦ ERROR. Switch ILRC to IHRC and turn off ILRC simultaneously

CLKMD = 0x50; // MCU will hang

9.1.4. Power down mode, wakeup and watchdog

Watchdog is open by default, but when the program executes ADJUST_IC, the watchdog will be closed. To use the watchdog, you need to reconfigure the open. Watchdog will be inactive once ILRC is disabled.



9.1.5. TIMER time out

When select \$ INTEGS BIT_R (default value) and T16M counter BIT8 to generate interrupt, if T16M counts from 0, the first interrupt will occur when the counter reaches to 0x100 (BIT8 from 0 to 1) and the second interrupt will occur when the counter reaches 0x300 (BIT8 from 0 to 1). Therefore, selecting BIT8 as 1 to generate interrupt means that the interrupt occurs every 512 counts. Please notice that if T16M counter is restarted, the next interrupt will occur once Bit8 turns from 0 to 1.

If select \$ INTEGS BIT_F(BIT triggers from 1 to 0) and T16M counter BIT8 to generate interrupt, the T16M counter changes to an interrupt every 0x200/0x400/0x600/. Please pay attention to two differences with setting INTEGS methods.

9.1.6. IHRC

- (1) The IHRC frequency calibration is performed when IC is programmed by the writer.
- (2) Because the characteristic of the Epoxy Molding Compound (EMC) would some degrees affects the IHRC frequency (either for package or COB), if the calibration is done before molding process, the actual IHRC frequency after molding may be deviated or becomes out of spec. Normally, the frequency is getting slower a bit
- (3) It usually happens in COB package or Quick Turnover Programming (QTP). And PADAUK would not take any responsibility for this situation.
- (4) Users can make some compensatory adjustments according to their own experiences. For example, users can set IHRC frequency to be 0.5% ~ 1% higher and aim to get better re-targeting after molding.

9.1.7. LVR

LVR level selection is done at compile time. User must select LVR based on the system working frequency and power supply voltage to make the MCU work stably.

The following are Suggestions for setting operating frequency, power supply voltage and LVR level:

SYSCLK	VDD	LVR		
2MHz	≧ 2.2V	≧ 2.2V		
4MHz	≥ 2.5V	≥ 2.5V		
8MHz	≧ 3.5V	≧ 3.5V		

Table 8: LVR setting for reference

- (1) The setting of LVR (1.8V ~ 4.5V) will be valid just after successful power-on process.
- (2) User can set MISC.2 as "1" to disable LVR. However, V_{DD} must be kept as exceeding the lowest working voltage of chip; Otherwise IC may work abnormally.
- (3) The LVR function will be invalid when IC in stopexe or stopsys mode.

9.1.8. Programming Writing

There are 6 signals for programming PMS161: PA3, PA4, PA5, PA6, VDD, and GND.



Please follow the instruction displayed at the software to connect the jumper.

- Special notes about voltage and current while Multi-Chip-Package(MCP) or On-Board Programming
 - (1) PA5 (VPP) may be higher than 6.5V.
 - (2) V_{DD} may be higher than 9.5V, and its maximum current may reach about 20mA.
 - (3) All other signal pins level (except GND) are the same as V_{DD}.

User should confirm when using this product in MCP or On-Board Programming, the peripheral circuit or components will not be destroyed or limit the above voltages.

9.1.8.1. Using 5S-P-003 to write PMS161

5S-P-003 writing all packages of PMS161 need special convert. Taking the writing of PMS161-S08B as an example, other packages only need to change the chip package in the "package setting" interface and jumper7 connection.

1. Convert the PDK file

Enter the writing interface from the IDE, then click "Convert" -> "To Package". In the "Package Setting" interface, select the package with the suffix [P003] (as shown in Figure.20), then click "Only Program PIN" and "VDD/PA5 Swap on JP7 adapter". After confirming information about the IC pin, save and use the newly generated PDK file. Please refer to Figure 19 and Figure 20 for specific operation steps.




Fig.19: convert the PDK file






Fig.20: PMS161-S08B package setting when using P003

2. As shown in figure 21, it is the Jumper7 connection method.




Fig.21: schematic diagram of PMS161-S08B Jumper7 when using p003

Note: VDD / PA5 needs to swap with each other when using jumper7. For example, writer VDD-PIN connect to IC-PA5 and Writer PA5-PIN connect to IC-VDD.

3. Insert JP7 adaptor board and input IC on the socket without shift. After LCDM displays IC ready, it can be written.



9.1.8.2. Using 5S-P-003B to write PMS161

1. For 5S-P-003B to write PMS161-S08A, just use jumper2 and it needs downward four spaces on the Textool. Other packages need to convert the file and use jumper7. Taking the writing of PMS161-S08B as an example, other packages only need to change the chip package and jumper7 connection in the "package setting" interface. The package settings are shown in Figure 22:




Fig.22: PMS161-S08B package setting when using P003B



2. As shown in figure 23, it is the Jumper7 connection method.




Fig.23: schematic diagram of PMS161-S08B Jumper7 when using P003B

Note: VDD/PA5 DOES NOT need to swap with each other when using 5S-P003B Jumper7.

3. Insert JP7 and input IC on the socket without shift. After LCDM displays IC ready, it can be written.



9.2. Using ICE

- (1) The following items should be noted when using 5S-I-S01/2(B) to emulate PMS161:
 - 5S-I-S01/2(B) doesn't support SYSCLK=ILRC/16 and ILRC/64.
 - 5S-I-S01/2(B) doesn't support Tm3c.NILRC wake-up function.
 - 5S-I-S01/2(B) doesn't support PA5 as the interrupt source.
 - 5S-I-S01/2(B) doesn't support the code options: GPC_PWM, TMx_source, TMx_bit.
 - 5S-I-S01/2(B) doesn't support ALL touch function.
 - The PA3 output function will be affected when GPCS selects output to PA0 output.
 - 5S-I-S01/2(B) doesn't support Timer2/Timer3 function with comparator as clock source, but 6S-M-001 can emulate.
 - When simulating PWM waveform, please check the waveform during program running. When the ICE is suspended or single-step running, its waveform may be inconsistent with the reality.
 - The ILRC frequency of the 5S-I-S01/2(B) simulator is different from the actual IC and is uncalibrated, with a frequency range of about 34K~38KHz.
 - Fast Wakeup time is different from 5S-I-S01/2(B): 128 SysClk, PMS161: 45 ILRC.
 - Watch dog time out period is different from 5S-I-S01/2(B).

WDT period	5S-I-S01/2(B)	PMS161
misc[1:0]=00	2048 * T _{ILRC}	8192 * T _{ILRC}
misc[1:0]=01	4096 * T _{ILRC}	16384 * TILRC
misc[1:0]=10	16384 * T _{ILRC}	65536 * TILRC
misc[1:0]=11	256 * T _{ILRC}	262144 * TILRC